


## MOTOROLA INC.





FAST AND LS TTL DATA

## Selection Information FAST/LS

1

## **Circuit Characteristics**

2

## Design Considerations and Testing

3

### FAST AND LS

FAST Data Sheets

4

## LS Data Sheets

--

Reliability Data

6

# Package Information Including Surface Mount

**7** 

		927
	•	



## **FAST AND LS**

Prepared by Technical Information Center

Low Power Schottky (LSTTL) has become the industry standard logic in recent years, replacing the original 7400 TTL with lower power and higher speeds. In addition to offering the standard LS TTL circuits, Motorola offers the FAST Schottky and TTL family. Complete specifications for each of these families are provided in data sheet form. Functional selector guides not only provide an overview of already introduced devices but planned introduction dates of new products.

Motorola reserves the right to make changes to any product herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its present patent rights nor the rights of others.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer.

Series F ©Motorola Inc., 1986 Previous Edition ©1985 "All Rights Reserved"

MOSAIC and SOIC are trademarks of Motorola Inc.
FAST is a trademark of Fairchild Camera and Instrument Corporation.

<u>.</u>			
	*		
	,		

#### **CONTENTS**

	Page
ALPHA/NUMERICAL INDEX OF DEVICES	. ii
CHAPTER 1 — SELECTION INFORMATION, FAST/LS	. 1-1
CHAPTER 2 — CIRCUIT CHARACTERISTICS.  Family Characteristics  FAST TTL.  LS TTL  Circuit Features  Input Configuration  Input Characteristics.  Output Configuration  Output Characteristics.  AC Switching Characteristics.	. 2-2 . 2-2 . 2-2 . 2-2 . 2-3 . 2-3 . 2-4 . 2-4
CHAPTER 3 — DESIGN CONSIDERATIONS, SYMBOL DEFINITIONS AND TESTING  DESIGN CONSIDERATIONS.  Selecting TTL Logic  Noise Immunity.  Power Consumption  Fan-In and Fan-Out.  Wired-OR Applications  Unused Inputs.  Input Capacitance  Line Driving  Output Rise and Fall Times.  Interconnection Delays  Absolute Maximum Ratings  DEFINITION OF SYMBOLS AND TERMS  Currents  Voltages  AC Switching Parameters and Waveforms  TESTING  DC Test Circuits.	. 3-2 . 3-2 . 3-2 . 3-3 . 3-4 . 3-5 . 3-5 . 3-5 . 3-6 . 3-7 . 3-7 . 3-7 . 3-8 . 3-10
CHAPTER 4 — FAST DATA SHEETS	. 4-1
CHAPTER 5 — LS DATA SHEETS	. 5-1
CHAPTER 6 — RELIABILITY DATA.  High-Reliability Standard Programs.  The "Better" Program .  "RAP" Reliability Audit Program.	. 6-2 . 6-4
CHAPTER 7 — PACKAGE INFORMATION INCLUDING SURFACE MOUNT	. 7-1

#### **ALPHANUMERIC INDEX OF DEVICES**

Device	Description	Page
MC54F/74F00 MC54F/74F02 MC54F/74F04 MC54F/74F08 MC54F/74F10	Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter Quad 2-Input AND Gate Triple 3-Input NAND Gate	4-4 4-6 4-8
MC54F/74F11 MC54F/74F20 MC54F/74F32 MC54F/74F64 MC54F/74F74	Triple 3-Input AND Gate Dual 4-Input NAND Gate Quad 2-Input OR Gate 4-2-3-2 Input AND/OR/INVERT/Gate Dual D Flip-Flop	4-14 4-16 4-18
MC54F/74F86 MC54F/74F109 MC54F/74F112 MC54F/74F113 MC54F/74F114	Ouad Exclusive/OR Gate  Dual J-K Flip-Flop w/Preset.  Dual J-K Negative Edge-Triggered Flip-Flop.  Dual J-K Negative Edge-Triggered Flip-Flop.  Dual J-K Negative Edge-Triggered Flip-Flop (with Common Clock and Clears)	4-25 4-28 4-31
MC54F/74F138 MC54F/74F139 MC54F/74F148 MC54F/74F151 MC54F/74F153	1-of-8 Decoder/Demultiplexer Dual 1-of-4 Decoder 8-Line to 3-Line Priority Encoder 8-Input Multiplexer Dual 4-Input Multiplexer	4-40 4-43 4-46
MC54F/74F157 MC54F/74F158 MC54F/74F160A MC54F/74F161A MC54F/74F162A	Ouad 2-Input Multiplexer	4-53 4-55 4-59
MC54F/74F163A MC54F/74F174 MC54F/74F175 MC54F/74F181 MC54F/74F182	Synchronous Presettable Binary Counter  Hex D Flip-Flop, Master Reset  Quad D Flip-Flop  4-Bit ALU  Look Ahead Carry Generator	4-63 4-66 4-69
MC54F/74F190 MC54F/74F191 MC54F/74F192 MC54F/74F193 MC54F/74F194	Up/Down Decade Counter Up/Down Binary Counter Up/Down Counters with Separate Up/Down Clocks Up/Down Counters with Separate Up/Down Clocks Universal Shift Register	4-81 4-86 4-86
MC54F/74F240 MC54F/74F241 MC54F/74F242/243 MC54F/74F244 MC54F/74F245	Octal Buffer/Line Driver/3-State Octal Buffer/Line Driver/3-State Quad Bus Transceivers Octal Buffer/Line Driver/3-State Octal Bidirectional Transceiver/3-State	4-92 4-95 4-92
MC54F/74F251 MC54F/74F253 MC54F/74F257 MC54F/74F258 MC54F/74F280	8-Input Multiplexer/3-State  Dual 4-Input Multiplexer/3-State  Quad 3-Input Multiplexer/3-State  Quad 2-Input Multiplexer, Inverting/3-State  9-Bit Parity Generator/Checker.	4-103 4-106 4-109
MC54F/74F283 MC54F/74F350 MC54F/74F352 MC54F/74F353 MC54F/74F373	4-Bit Full Adder . 4-Bit Shifter/3-State  Dual 4-Input Multiplexer .  Dual 4-Input Multiplexer/3-State  Octal Transparent Latch/3-State	4-118 4-122 4-125
MC54F/74F374 MC54F/74F378 MC54F/74F379 MC54F/74F381 MC54F/74F521	Octal D Flip-Flop/3-State Parallel D Register, Enable Quad Parallel Register, Enable 4-Bit ALU Octal Comparator	4-134 4-137 4-140

Device	Description	Page
MC54F/74F533 MC54F/74F534 MC74F2960 MC74F2968 MC74F2969	Octal Transparent Latch/3-State Octal D Flip-Flop/3-State Error Detection and Correction Circuit. Dynamic Memory Controller. Dynamic Memory Timing Controllers.	4-150 4-153 4-157
MC74F2970 MC6883 SN54LS/74LS00 SN54LS/74LS01 SN54LS/74LS02	Dynamic Memory Timing Controllers Synchronous Address Multiplexer Quad 2-Input NAND Gate Quad 2-Input NAND Gate, Open-Collector Quad 2-Input NOR Gate	5-366 5-2 5-3
SN54LS/74LS03 SN54LS/74LS04 SN54LS/74LS05 SN54LS/74LS08 SN54LS/74LS09	Quad 2-Input NAND Gate, Open-Collector  Hex Inverter  Hex Inverter, Open-Collector  Quad 2-Input AND Gate  Quad 2-Input AND Gate, Open Collector	5-6 5-7 5-8
SN54LS/74LS10 SN54LS/74LS11 SN54LS/74LS12 SN54LS/74LS13 SN54LS/74LS14	Triple 3-Input NAND Gate Triple 3-Input AND Gate Triple 3-Input NAND Gate, Open-Collector Dual 4-Dual Schmitt Trigger Hex Schmitt Trigger	5-11 5-12 5-13
SN54LS/74LS15 SN54LS/74LS20 SN54LS/74LS21 SN54LS/74LS22 SN54LS/74LS26	Triple 3-Input AND Gate, Open-Collector  Dual 4-Input NAND Gate  Dual 4-Input AND Gate  Dual 4-Input NAND Gate, Open-Collector  Quad 2-Input NAND Buffer, Open-Collector	5-17 5-18 5-19
SN54LS/74LS27 SN54LS/74LS28 SN54LS/74LS30 SN54LS/74LS32 SN54LS/74LS33	Triple 3-Input NOR Gate  Quad 2-Input NOR Buffer 8-Input NAND Gate.  Quad 2-Input OR Gate.  Quad 2-Input NOR Buffer, Open-Collector	5-22 5-23 5-24
SN54LS/74LS37 SN54LS/74LS38 SN54LS/74LS40 SN54LS/74LS42 SN54LS/74LS47	Quad 2-Input NAND Buffer Quad 2-Input NAND Buffer, Open-Collector Dual 4-Input NAND Buffer 1-of-10 Decoder. BCD to 7-Segment Decoder/Driver, Open-Collector	5-27 5-28 5-29
SN54LS/74LS48 SN54LS/74LS49 SN54LS/74LS51 SN54LS/74LS54 SN54LS/74LS55	BCD to 7-Segment Decoder/Driver  BCD to 7-Segment Decoder/Driver, Open-Collector  Dual AND-OR-INVERT Gate  3-2-2-3-Input AND-OR-INVERT Gate  2-Wide 4-Input AND-OR-INVERT Gate	5-35 5-39 5-40
SN54LS/74LS73A SN54LS/74LS74A SN54LS/74LS75 SN54LS/74LS76A SN54LS/74LS77	Dual J-K Flip-Flop  Dual D Flip-Flop  4-Bit Bi-Stable Latch with Q and Q  Dual J-K Flip-Flop  4-Bit Bi-Stable Latch with Q	5-45 5-48 5-52
SN54LS/74LS78A SN54LS/74LS83A SN54LS/74LS85 SN54LS/74LS86 SN54LS/74LS90	Dual J-K Flip-Flop 4-Bit Full Adder 4-Bit Magnitude Comparator Quad Exclusive OR Gate Decade Counter	5-56 5-59 5-63
SN54LS/74LS91 SN54LS/74LS92 SN54LS/74LS93 SN54LS/74LS95B SN54LS/74LS107A	8-Bit Shift Register Divide-by-12 Counter 4-Bit Binary Counter 4-Bit Shift Register Dual J-K Flip-Flop	5-64 5-64 5-72

Device	Description	Page
SN54LS/74LS109A SN54LS/74LS112A SN54LS/74LS113A SN54LS/74LS114A SN54LS/74LS122	Dual J-K Edge-Triggered Flip-Flop Dual J-K Edge-Triggered Flip-Flop Dual J-K Edge-Triggered Flip-Flop Dual J-K Edge-Triggered Flip-Flop Retriggerable Monostable Multivibrator	.5-80 .5-82 .5-84
SN54LS/74LS123 SN54LS/74LS125A SN54LS/74LS126A SN54LS/74LS132 SN54LS/74LS133	Retriggerable Monostable Multivibrator  Quad 3-State Buffer, Low Enable  Quad 3-State Buffer, High Enable  Quad 2-Input Schmitt Trigger  13-Input NAND Gate	.5-93 .5-93 .5-95
SN54LS/74LS137 SN54LS/74LS138 SN54LS/74LS139 SN54LS/74LS145 SN54LS/74LS147	3-Line to 8-Line Decoder/Demultiplexer 1-of-8 Decoder/Demultiplexer Dual 1-of-4 Decoder/Demultiplexer 1-of-10 Decoder/Driver, Open-Collector. 10-Input to 4-Line Priority Encoder	.5-102 .5-105 .5-108
SN54LS/74LS148 SN54LS/74LS151 SN54LS/74LS153 SN54LS/74LS155 SN54LS/74LS156	8-Input to 3-Line Priority Encoder 8-Input Multiplexer Dual 4-Input Multiplexer Dual 1-of-4 Decoder/Demultiplexer Dual 1-of-4 Decoder/Demultiplexer, Open-Collector	.5-115 .5-118 .5-121
SN54LS/74LS157 SN54LS/74LS158 SN54LS/74LS160A SN54LS/74LS161A SN54LS/74LS162A	Quad 2-Input Multiplexer, Noninverting Quad 2-Input Multiplexer, Inverting BCD Decade Counter, Asynchronous Reset (9310 Type) 4-Bit Binary Counter, Asynchronous Reset (9316 Type). BCD Decade Counter, Synchronous Reset	.5-128 .5-131 .5-131
SN54LS/74LS163A SN54LS/74LS164 SN54LS/74LS165 SN54LS/74LS166 SN54LS/74LS168	4-Bit Binary Counter, Synchronous Reset 8-Bit Shift Register, Serial-In/Parallel Out 8-Bit Shift Register, Parallel-In/Serial Out 8-Bit Shift Register, Parallel-In/Serial Out BCD Decade (Module Bi-Directional Counters)	.5-136 .5-139 .5-142
SN54LS/74LS169 SN54LS/74LS170 SN54LS/74LS173A SN54LS/74LS174 SN54LS/74LS175	BCD Decade (Module Bi-Directional Counters) 4 X 4 Register File, Open-Collector 4-Bit Type Register, 3-State Hex D-Type Flip-Flop with Clear Quad D-Type Flip-Flop with Clear	.5-151 .5-155 .5-158
SN54LS/74LS181 SN54LS/74LS182 SN54LS/74LS183 SN54LS/74LS190 SN54LS/74LS191	4-Bit ALU Carry Lookahead Generator Dual Carry-Save Full Adder Up/Down Decade Counter Up/Down Binary Counter	.5-170 .5-174 .5-176
SN54LS/74LS192 SN54LS/74LS193 SN54LS/74LS194A SN54LS/74LS195A SN54LS/74LS196	Up/Down Decade Counter Up/Down Binary Counter 4-Bit Right/Left Shift Register 4-Bit Shift Register (9300 Type) Decade Counter	.5-183 .5-189 .5-193
SN54LS/74LS197 SN54LS/74LS221 SN54LS/74LS240 SN54LS/74LS241 SN54LS/74LS242	4-Bit Binary Counter  Dual Monostable Multivibrator  Octal Inverting Bus/Line Driver  Octal Bus Line Driver  Quad Bus Transceiver, Inverting	.5-203 .5-208 .5-208
SN54LS/74LS243 SN54LS/74LS244 SN54LS/74LS245 SN54LS/74LS247 SN54LS/74LS248	Ouad Bus Transceiver, Noninverting Octal 3-State Driver, Noninverting Octal Bus Transceiver, Noninverting BCD to 7-Segment Decoder/Driver, Open-Collector BCD to 7-Segment Decoder/Driver	.5-208 .5-214 .5-216


Device	Description	Page
SN54LS/74LS249 SN54LS/74LS253 SN54LS/74LS256 SN54LS/74LS257A SN54LS/74LS258A	BCD to 7-Segment Decoder/Driver, Open-Collector  Dual 4-Input Multiplexer, 3-State  Dual 4-Bit Addressable Latch.  Quad 2-Input Multiplexer, 3-State  Quad 2-Input Multiplexer, 3-State	.5-226 .5-229 .5-233
SN54LS/74LS259 SN54LS/74LS260 SN54LS/74LS266 SN54LS/74LS273 SN54LS/74LS279	8-Bit Addressable Latch (9334)  Dual 5-Input NOR Gate  Quad Exclusive NOR Gate, Open-Collector  Octal D-Type Flip-Flop with Clear  Quad Set-Reset Latch	.5-240 .5-241 .5-242
SN54LS/74LS280 SN54LS/74LS283 SN54LS/74LS290 SN54LS/74LS293 SN54LS/74LS298	9-Bit Odd/Even Parity Generator/Checker 4-Bit Full Adder (Rotated LS83A) Decade Counter 4-Bit Binary Counter Quad 2-Input Multiplexer with Output Register	.5-248 .5-251 .5-251
SN54LS/74LS299 SN54LS/74LS322A SN54LS/74LS323 SN54LS/74LS348 SN54LS/74LS352	8-Bit Shift/Storage Register, 3-State 8-Bit Shift Register with Sign Extend 8-Bit Universal Shift/Storage Register, 3-State 8-Input to 3-Line Priority Encoder, 3-State Dual 4-Input Multiplexer	.5-267 .5-270 .5-274
SN54LS/74LS353 SN54LS/74LS365A SN54LS/74LS366A SN54LS/74LS367A SN54LS/74LS368A	Dual 4-Input Multiplexer, 3-State LS352  Hex Buffer with Common Enable, 3-State  Hex Inverter with Common Enable, 3-State  Hex Buffer, 4-Bit and 2-Bit, 3-State  Hex-Inverter, 4-Bit and 2-Bit, 3-State	.5-284 .5-284 .5-284
SN54LS/74LS373 SN54LS/74LS374 SN54LS/74LS375 SN54LS/74LS377 SN54LS/74LS378	Octal Transparent Latch, 3-State Octal D-Type Flip-Flop, 3-State 4-Bit Bi-Stable Latch with Q and Q Octal D-Type Flip-Flop with Enable Hex D-Type Flip-Flop with Enable	.5-286 .5-291 .5-294
SN54LS/74LS379 SN54LS/74LS385 SN54LS/74LS386 SN54LS/74LS390 SN54LS/74LS393	4-Bit D-Type Flip-Flop with Enable  Quadruple Serial Adder/Subtractor  Quad Exclusive OR Gate  Dual Decade Counter  Dual 4-Bit Binary Counter	.5-298 .5-301 .5-302
SN54LS/74LS398 SN54LS/74LS399 SN54LS/74LS490 SN54LS/74LS540 SN54LS/74LS541	Quad 2-Input Multiplexer with Output Register Quad 2-Input Multiplexer with Output Register Dual Decade Counter Octal Inverting Bus/Line Driver Octal Bus/Line Driver	.5-310 .5-313 .5-316
SN54LS/74LS568 SN54LS/74LS569 SN54LS/74LS604 SN54LS/74LS605 SN54LS/74LS606	Decade Up/Down Counter, 3-State Binary Up/Down Counter, 3-State 16-to-8 Multiplexer, 3-State 16-to-8 Multiplexer, Open-Collector. 16-to-8 Multiplexer, 3-State	.5-319 .5-324 .5-324
SN54LS/74LS607 SN54LS/74LS620 SN54LS/74LS621 SN54LS/74LS622 SN54LS/74LS623	16-to-8 Multiplexer, Open-Collector Octal Transceiver with Storage, 3-State Octal Transceiver with Storage, Open-Collector Octal Transceiver with Storage, Open-Collector Octal Transceiver with Storage, 3-State	.5-327 .5-327 .5-327
SN54LS/74LS640 SN54LS/74LS641 SN54LS/74LS642 SN54LS/74LS643 SN54LS/74LS644	Octal Bus Transceiver with 3-State Output Octal Bus Transceiver with 3-State Output Octal Bus Transceiver with 3-State Output Octal Bus Transceiver, True, Inverting, 3-State Octal Bus Transceiver, Ture, Inverting, Open-Collector	.5-330 .5-330 .5-330

Device	Description	Page
SN54LS/74LS645 SN54LS/74LS668 SN54LS/74LS669 SN54LS/74LS670 SN54LS/74LS673	Octal Bus Transceiver with 3-State Output Synchronous 4-Bit Up/Down Counters. Synchronous 4-Bit Up/Down Counters. 4 X 4 Register File, 3-State 16-Bit Shift Register, 3-State.	5-333 5-333 5-337
SN54LS/74LS674 SN54LS/74LS682 SN54LS/74LS683 SN54LS/74LS684 SN54LS/74LS685	16-Bit Shift Register, 3-State	5-345 5-345 5-345
SN54LS/74LS686 SN54LS/74LS687 SN54LS/74LS688 SN54LS/74LS689 SN54LS/74LS716	8-Bit Magnitude Comparator with Enable, 3-State 8-Bit Magnitude Comparator with Enable, Open-Collector 8-Bit Magnitude Comparator, 3-State 8-Bit Magnitude Comparator, Open-Collector Programmable Decade Counter (MC4016)	5-345 5-345 5-345
SN54LS/74LS718 SN54LS/74LS748 SN54LS/74LS795 SN54LS/74LS796 SN54LS/74LS797	Programmable Decade Counter (MC4018)	5-111 5-390 5-390
SN54LS/74LS798 SN54LS/74LS848 SN74LS136 SN74LS251 SN74LS295A	Octal Buffer (81LS98), 3-State 8-Input to 3-Line Priority Encoder, 3-State (Glitchless) Quad Exclusive OR Gate, Open-Collector 8-Input Multiplexer, 3-State 4-Bit Shift Register, 3-State	5-274 5-99 5-222
SN74LS395 SN74LS724 SN74LS783/LS785	4-Bit Shift Register, 3-State	5-363

## Selection Information FAST/LS



### FAST AND LS



#### **GENERAL INFORMATION**

#### **TTL** in Perspective

Since its introduction, TTL has become the most popular form of digital logic. It has evolved from the original gold-doped saturated 7400 logic, to Schottky-Clamped logic, and finally to the modern advanced families of TTL logic. The popularity of these TTL families stem from their ease of use, low cost, medium-to-high speed operation, and good output drive capability.

Motorola offers two modern TTL logic families — LS and FAST™. They are pin and functionally compatible and can easily be combined in a system to achieve maximum performance at minimum cost.

LS (Low Power Schottky) is currently the more popular and commands by far the largest share of the total TTL logic market. It is low-cost and provides moderate performance at low power.

FAST, the state-of-the-art, high-performance TTL family, is growing rapidly and gaining a significant share of the total TTL logic market. FAST offers a 20–30 percent improvement in performance over the older Standard Schottky family (74S) with a 75–80 percent reduction in power. When compared with the Advanced Schottky family (74AS), FAST offers nearly equal performance at a 25–50 percent savings in power.

FAST is manufactured on Motorola's MOSAIC (oxide-isolated) process. This process provides FAST with inherent speed/power advantages over the older junction-isolated 74S and 74LS families, allowing the FAST family to be designed and specified with improved noise margins, reduced input currents, and superior line driving capabilities in comparison to these earlier families. Additionally, FAST designs incorporate power-down circuitry on all three-state outputs, and buffered outputs on all storage devices.

Two further advantages of FAST are the load specifications and power supply specifications. FAST ac characteristics are specified at a heavier capacitive load than the earlier families (50 pF versus 15 pF) to more accurately reflect actual in-circuit performance. Motorola's dc and ac characteristics for FAST are specified over a full 10% supply voltage range — a significant improvement over the industry standard specifications for the earlier families (5% for dc, 0% for ac).

These design and specification improvements offered by the Motorola FAST family provide the user with better system performance, enhanced design flexibility, and more reliable system operation.

#### **TTL Family Comparisons**

#### **General Characteristics for Schottky TTL Logic**

(ALL MAXIMUM RATINGS)		LS		FA		
Characteristic	Symbol	54LSxxx	74LSxxx	54Fxxx	74Fxxx	Units
Operating Voltage Range	Vcc	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 10%	Vdc
Operating Temperature Range	TA	- 55 to 125	0 to 70	- 55 to 125	0 to 70	°C
Input Current	IIN IIH	20	20	20	20	μА
input Current	'IIN IIL	- 400	- 400	- 600	- 600	μ.,
Output Drive	ЮН	-0.4	-0.4	-1.0	-1.0	mA
Standard Output	IOL	4.0	8.0	20	20	mA
	¹sć	- 20 to - 100	- 20 to - 100	-60 to -150	- 60 to - 150	mA
	loн	- 12	- 15	- 12	<b>– 15</b>	mA
Buffer Output	<sup>I</sup> OL	12	24	48	64	mA
	Isc	- 40 to - 225	-40 to -225	- 100 to - 225	- 100 to - 225	mA

## Speed/Power Characteristics for Schottky TTL Logic<sup>(1)</sup> (ALL TYPICAL RATINGS)

Characteristic	Symbol	LS	FAST	Units
Quiescent Supply Current/Gate	IG	0.4	1.1	mA
Power/Gate (Quiescent)	PG	2.0	5.5	mW
Propagation Delay	tp	9.0	3.7	ns
Speed Power Product	_	18	19.2	рJ
Clock Frequency (D-F/F)	fmax	33	125	MHz
Clock Frequency (Counter)	fmax	40	125	MHz

NOTES: 1. Specifications are shown for the following conditions:

a) VCC = 5.0 Vdc (AC);

b) TA = 25°C

c) CL = 50 pF for FAST; 15 pF for LS

#### **Functional Selection**

#### **Abbreviations**

S = Synchronous

A = Asynchronous

B = Both Synchronous and Asynchronous

2S = 2-State Output

3S = 3-State Output

OC = Open-Collector Output

P = Planned (See FAST/LS Selector Guide, SG-60 for latest availability status)

X = Available

#### Inverters

Description	Type of Output	No.	LS	FAST
Hex	2S	04	Х	Х
	oc	05	Х	

#### **AND Gates**

Description	Type of Output		LS	FAST
Quad 2-Input	2S	08	Х	Х
	ОС	09	X	
Triple 3-Input	2S	11	X	Х
	oc	15	X	
Dual 4-Input	2S	21	X	Р

#### **NAND Gates**

Description	Type of Output	No.	LS	FAST
Quad 2-Input	2S	00	Х	Х
	oc	01	Х	1
	oc	03	Х	
Quad 2-Input, High Voltage	oc	26	X	
Triple 3-Input	2S	10	X	Х
	oc	12	X	
Dual 4-Input	2S	20	X	Х
	oc	22	Х	
8-Input	2S	30	Х	
13-Input	2S	133	Х	

#### **OR Gates**

	Type of Output	No.	LS	FAST
Quad 2-Input	2S	32	Х	Х

#### **NOR Gates**

Description	Type of Output		LS	FAST
Quad 2-Input	25	2	Х	Х
Triple 3-Input	2S	27	X	
Dual 5-Input	2S	260	X	

#### **Exclusive OR Gates**

Description	Type of Output		LS	FAST
Quad 2-Input	2S	86	Х	×
•	oc	136	Х	
	2S	386	Х	

#### **Exclusive NOR Gates**

Description	Type of Output		LS	FAST
Quad 2-Input	ос	266	Х	

#### **AND-OR-INVERT Gates**

Description	Type of Output		LS	FAST
Dual 2-Wide, 2-Input 3-Input	2S	51	Х	
4-Wide, 2-3-2-3-Input	2S	54	X	
2-Wide, 4-Input	2S	55	X	
4-Wide, 4-2-2-3-Input	2S	64		Х

#### **Schmitt Triggers**

Description	Type of Output		LS	FAST
Dual 4-Input NAND Gate	2S	13	Х	Р
Hex, Inverting	2S	14	X	Р
Quad 2-Input NAND Gate	2S	132	Х	P

#### SSI Flip-Flops

Description	Clock Edge	No.	LS	FAST
Dual D w/Set & Clear	Pos	74	Х	Х
Dual JK w/Set	Neg	113	Х	P
Dual JK w/Clear	Neg	73	Х	
	Neg	107	Х	
Dual JK w/Set & Clear Individual J,	Neg	76	X	
K, Cp, Sp, Cp Inputs Dual JK w/Set & Clear Common Co, Cp	Neg	78	x	
Same as 76 with Different Pinout	Neg	112	Х	Р
Same as 114 with Different Pinout	Neg	114	Х	Р
Dual JK w/Set & Clear	Pos	109	Х	Х

#### Multiplexers

Description	Type of Output	No.	LS	FAST
Quad 2-to-1, Non-Inverting	2S	157	Х	Х
	3S	257	x	X
Quad 2-to-1, Inverting	2S	158	Х	Х
	38	258	Х	X
Dual 4-to-1, Non-Inverting	2S	153	X	X
	3S	253	x	X
Dual 4-to-1, Inverting	2S	352	X	Х
	3S	353	Х	X
8-to-1	2S	151	X	X
	3S	251	Х	X
Quad 2-to-1 with Output Register			l	i
298 — Negative edge triggered	2S	298	X	P
398 — Positive edge triggered,	2S	398	X	P
Q/Q Outputs			1	
399 — Positive edge triggered,	2S	399	X	Р
Q Output Only				l

#### Encoders

Description	Type of Output		LS	FAST
10-to-4-Line BCD	2S	147	Х	
8-to-3-Line Priority Encoder	2S	148	Х	Х
	38	348	X	
	2S	748	X	
	3S	848	Х	l

#### **Register Files**

Description	Type of Output		LS	FAST
4 x 4	ос	170	Х	
	3S	670	X	

#### Decoders/Demultiplexers

Description	Type of Output	No.	LS	FAST
Dual 1-of-4	2S	139	Х	х
	2S	155	X	
	oc	156	X	
	38	539	İ	Р
1-of-8	2S	138	X	X
	38	538	l	P
1-of-8 with Latch	25	137	x	
1-of-10	2S	42	x	1
	3S	537		Р

#### Latches

Description	No. of Bits	Type of Output	No.	LS	FAST
Transparent, Non-Inverting	4	2S	77	х	
	8	3S	373	Х	Х
Octal, Non-Inverting	8	3S	573		
Transparent, Inverting	8	35	533		Х
-	8	3S	563		Р
Transparent, Q and $\overline{Q}$	4	2S	75	Х	
Outputs	4	2S	375	Х	ļ
Quad Set-Reset Latch	4	2S	279	X	
Addressable	8	25	259	Х	P
Dual 4-Bit Addressable	4	2S	256	Х	Р

#### **Shift Registers**

	No. of	No. of Type of		Mode*					
Description	Bits	Output	SR	SL	Hold	Reset	No.	LS	FAST
Serial In-Serial Out	8	2S	Х				91	Х	
Serial In-Parallel Out	8	2S	X			Α	164	X	P
Parallel In-Serial Out	8	2S	X	ļ	X	Į.	165	X	P
	8	2S	Х		X	Α	166	×	P
	16	38	X		X		674	X	
Parallel In-Parallel Out	4	2S	Х			1	95	X	
	4	2S	Х	Х	X	Α	194	×	P
	4	2S	X	į	ļ	Α	195	X	P
	4	3S	X				295	X	1
	4	3S	X			A	395	X	
Parallel In-Parallel Out, Bidirectional	8	3S	х	X	X	Α	299	×	P
·	8	3S	х	х	Х	s	323	X	P
Sign Extended Bidirectional	8	3S	X		X	A	322	×	
Serial In-Parallel Out with Storage Register	16	2S/3S	Х		Х	s	673	×	P
g- · · · · g-	16	2S	X	×	X		675		P

<sup>\*</sup> SR = Shift Right SL = Shift Left

#### Asynchronous Counters — Negative Edge-Triggered

Description	Load	Set	Reset	No.	LS	FAST
Decade (2/5)		Х	Х	90	Х	
	X		X	196	X	1
	j	X	X	290	x	
Dual Decade (2/5)			X	390	X	
Dual Decade	1	X	X	490	X	
Modulo 12 (2/6)	1	ł	X	92	X	
4-Bit Binary (2/8)			X	93	X	
	X		X	197	X	
	1	1	X	293	X	
Dual 4-Bit Binary			X	393	Х	
Divide-By-N (0-9)	X	ł	X	716*	X	
Divide-By-N (0-15)	X		Х	718*	x	

<sup>\*</sup>The 716 and 718 are positive edge-triggered.

#### Display Decoders/Drivers with Open-Collector Outputs

Description	No.	LS	FAST
1-of-10	145	х	
BCD-to-7 Segment	47	X	ĺ
_	48*	X	
	49	X	
	247	·X	l
	248*	X	İ
	249	X	

<sup>\*</sup>The 48 and 248 have internal pullup resistors to VCC on their outputs.

### Cascadable Synchronous Counters — Positive Edge-Triggered

Description	Type of Output	Load	Reset	No.	LS	FAST
Decade	2S	S	Α	160	Х	Х
	2S	s	s	162	Х	X
Decade, Up/Down	2S	S		168	X	Р
	2S	Α	Ì	190	Х	Р
	2S	Α	Α	192*	X	P
	3S	s	В	568	X	P
	2S	s		668	X	
4-Bit Binary	2S	s	Α	161	X	X
	2S	s	A S	163	X	Х
4-Bit Binary,	2S	S		169	X.	P
Up/Down	2S	Α		191	x	Р
	2S	Α	Α	193*	X	Р
	3S	s	В	569	X	P
	2S	s		669	X	

<sup>\*</sup>The 192 and 193 do not provide a clock enable for synchronous cascading.

#### MSI Flip-Flops/Registers

Description	No. of Bits	Type of Output	Set or Reset	Clock Enable	No.	LS	FAST
D-Type, Non-Inverting	4	3S	Α	Х	173	Х	
	4	2S		Х	377	Х	P
	6	2S	Α		174	х	X
	6	2S		X	378	Х	X
	8	2S	Α		273	х	Р
	8	3S			374	Х	х
	8	3S		)	574		
D-Type, Inverting	8	3S			534		X
	8	3S			564		
D-Type, Q and Q Outputs	4	2S	Α		175	х	X
,, ,	4	2S		X	379	Х	X
Dual 8-Bit with Multiplexers	16	3S			604	х	
	16	oc			605	х	ĺ
	16	3S			606	Х	
	16	ОС			607	х	

#### **Arithmetic Operators**

Description	No.	LS	FAST
4-Bit Adder	83	Х	
	283	x	Р
4-Bit ALU	181	X	P
	381		P
	382		P
Look Ahead Carry Generator	182	X	X
Quad 4-Bit Adder/Subtractor	385	X	
Dual Carry/Save Full Adder	183	X	
4-Bit Barrel Shifter	350	1	Р

#### **Magnitude Comparators**

Description	Type of Output	P=Q	P>Q	P <q< th=""><th>No.</th><th>LS</th><th>FAST</th></q<>	No.	LS	FAST
4-Bit	2S	Х	Х	Х	85	Х	
8-Bit	2S	Х	Х		682	Х	1 1
	oc	Х	Х		683	X	
İ	2S	Х	Х		684	Х	
	oc	X	Х		685	×	
	2S	X			521		x
Res I/P	oc	X	Х	X	524		P
8-Bit with	2S	х	Х		686	X	l
Output	oc	X	Х		687	Х	
Enable	2S	х			688	Х	[
	ос	Х			689	Х	

#### Parity Generators/Checkers

Description	No.	LS	FAST
9-Bit Odd Even Parity Generator	280	х	X
Checker			1

#### **Dynamic Memory Support**

Description	No.	LS	FAST
Synchronous Address Multiplexer (MC6883)	783	х	
Synchronous Address Multiplexer	785	X	
Error Detection and Correction Circuit (EDAC)	2960		×
EDAC Bus Buffer (Inverting)	2961		P
EDAC Bus Buffer (Non-Inverting)	2962		P
Dynamic Memory Controller	2968	1	P
Dynamic Memory Timing Controller with EDAC	2969		P
Dynamic Memory Timing Controller without EDAC	2970		P
RMI — Raster Memory Interface	68486		P

#### VCOs and Multivibrators

Description	No.	LS	FAST
Retriggerable Monostable Multivibrator	122	x	
Dual 122	123	X	
Precision Non-Retriggerable Monostable Multivibrator	221	X	
Voltage Crystal Controlled Oscillator	724	Х	

#### **Buffers/Line Drivers**

Description	Type of Output	No.	LS	FAST
Quad 2-Input NOR	2S	28	Х	
	ОС	33	x	
Quad 2-Input NAND	2S	37	х	P
	oc	38	Х	P
Dual 4-Input NAND	2S	40	Х	P
Quad, Non-Inverting	3S	125	X	
	3S	126	X	
Hex, Non-Inverting	3S	365	Х	P
	3S	367	X	P
Hex, Inverting	3S	366	X	P
	3S	368	X	P
Octal, Non-Inverting	3S	241	X	X
	3S	244	X	X
Bus Pinout	3S	541	X	P
	3S	795	X	
	3S	797	X	
Octal, Inverting	3S	240	X	X
Bus Pinout	3S	540	X	P
	3S	796	Х	
	3S	798	X	

#### Transceivers


Description	Type of Output	No.	LS	FAST
Quad, Non-Inverting	3S	243	Х	Х
Quad, Inverting	38	242	X	Х
Octal, Non-Inverting	3S	245	Х	Х
	38	645	Х	
	oc	621	Х	
	3S	623	Х	Р
	oc	641	Х	
Bus Pinout	oc	543		Р
Octal, Inverting	3S	620	X	P
	oc	622	Х	
	3S	640	X	Р
	oc	642	X	
	38	643	×	Р
	oc	644	X	
Octal, Non-Inverting with	3S	646		Р
Register Mux	oc	647		P
Latch	3S	543	ĺ	Р
Octal, Inverting with Register Mux Latch	3S	544		Р

#### Memory

	Type of Output		LS	FAST
16-by-4 RAM	3S	189		Р
64 x 4 RAM	3S	219		P

## Circuit Characteristics

## FAST AND LS



#### CIRCUIT CHARACTERISTICS

#### **FAMILY CHARACTERISTICS**

#### LS TTL

The Low Power Schottky (LSTTL) family combines a current and power reduction improvement over standard 7400 TTL by a factor of 5. This is accomplished by using Schottky diode clamping to prevent saturation and advanced processing.

#### **FAST TTL**

The FAST Schottky TTL family provides a 75–80% power reduction compared to standard Schottky (54/74S) TTL and yet offers a 20–40% improvement in circuit performance over the standard Schottky due to the MOSAIC process. Also, FAST circuits contain additional circuitry to provide a flatter power/frequency curve. The input configuration of FAST uses a lower input current which translates into higher fanout.

#### **CIRCUIT FEATURES**

Circuit features of LS and FAST are best understood by examining the TTL 2-input NAND gate of each family (Figures 2-1a, b). The input/output circuits of other functions are almost identical.




FIGURE 2-1a LS00 — 2-INPUT NAND GATE




FIGURE 2-1b F00 — 2-INPUT NAND GATE

INPUT CONFIGURATION. Motorola LSTTL circuits do not use the multi-emitter input structure that originally gave TTL its name. Most LS elements use a DTL type input circuit with Schottky diodes to perform the AND function, as exemplified by D3 and D4 in Figure 2-1a. Compared to the classical multi-emitter structure, this circuit is faster and increases the input breakdown voltage. Inputs of this type are tested for leakage with an applied input voltage of 7.0 V and the input breakdown voltage is typically 15 V or more.

The F00 input configuration utilizes a PN diode (D5 and D6) rather than the PNP transistor. This is required due to the high speed response of FAST™ logic. The PNP transistor, a relatively large device in current bipolar logic technology, has an associated capacitance large enough to make the gate input susceptible to ac noise. The PN diode results in much better ac noise immunity at the expense of increased input current.

Another input arrangement often used in LS MSI has three diodes connected as shown in Figure 2-2. This configuration gives a slightly higher input threshold than that of Figure 2-1a. A third input configuration that is sometimes used in LS TTL employs a vertical PNP transistor as shown in Figure 2-3. This arrangement also gives a higher input threshold and has the additional advantage of reducing the amount of current that the signal source must sink. Both the diode cluster arrangement and the PNP input configuration have breakdown voltage ratings greater than 7.0 V.

All inputs are provided with clamping diodes, exemplified by D1 and D2 in Figure 2-1a, b. These diodes conduct when an input signal goes negative, which limits undershoot and helps to control ringing on long signal lines following a HIGH-to-LOW transition. These diodes are intended only for the suppression of transient currents and should not be used as steady-state clamps in interface applications. A clamp current exceeding 2 mA and with a duration greater than 500 ns can activate a parasitic lateral NPN transistor, which in turn can steal current from internal nodes of an LS circuit and thus cause logic errors.




FIGURE 2-2 DIODE CLUSTER INPUT




FIGURE 2-3 PNP INPUT

INPUT CHARACTERISTICS — Figure 2-4 shows the typical input characteristics of LS and FAST™. Typical transfer characteristics can be found in Figure 2-5 and input threshold variation with temperature information is provided in Table 2-1.




FIGURE 2-4 TYPICAL INPUT CURRENT vs INPUT VOLTAGE




FIGURE 2-5

TYPICAL OUTPUT vs INPUT VOLTAGE CHARACTERISTIC

TABLE 2.1
TYPICAL INPUT THRESHOLD VARIATION
WITH TEMPERATURE

	-55°C	+25°C	+ 125°C
FAST	1.8	1.5	1.3
ALS	1.8	1.5	1.3
s	1.5	1.3	1.1
LS	1.2	1.0	0.8

**OUTPUT CONFIGURATION.** The output circuitry of LSTTL has several features not found in conventional TTL. A few of these features are discussed below.

Referring to Figures 2-1a, b, the base of the pull-down output transistor Q5 is returned to ground through Q3 and a pair of resistors instead of through a simple resistor. This arrangement is called a squaring network since it squares up the transfer characteristics (Figure 2-5) by preventing conduction in the phase splitter Q1 until the input voltage rises high enough to allow Q1 to supply base current to Q5. The squaring network also improves the propagation delay by providing a low resistance path to discharge capacitance at the base of Q5 during turn-off.

The output pull-up circuit is a 2-transistor Darlington circuit with the base of the output transistor returned through a 5k resistor to the output terminals, unlike 74H and 74S where it is returned to ground which is a more power consuming configuration. This configuration allows the output to pull up to one VBE below VCC for low values of output current.

The F00 output includes clamping diodes to limit undershoot and control ringing on long signal lines. As with the input diode clamps, these diodes are intended for transient suppression only and should not be used as steady-state clamps.

The F00 output configuration also includes additional circuitry to improve the rise time and decrease the power consumption at high operating frequencies. This circuit, which consists of Q9, D7, D8, and D9 causes Q5 to off more quickly on LOW to HIGH output transitions.

Figure 2-6 shows the extra circuitry used to obtain the "high Z" condition in 3-state outputs. When the Output Enable signal is HIGH, both the phase splitter and the Darlington pull-up are turned off. In this condition the output circuitry is non-conducting, which allows the outputs of two or more such circuits to be connected together in a bus application wherein only one output is enabled at any particular time.

FAST™ 3-state outputs have some additional circuitry due to the nature of the environment in which they are used. The effective capacitive load of a 3-state output tends to increase at high bus rates. The addition of Q10 reduces this effect by clamping the base of Q5 low when the device is in the high impedance state. In the high Z state, the output capacitance is about 5 pF for 24 mA outputs and about 12 pF for 64 mA outputs.

An additional feature of many FAST™ 3-state devices is the incorporation of power-up circuitry to guarantee that the output will not sink current if the device is disabled during the application or removal of power.




FIGURE 2-6
TYPICAL 3-STATE OUTPUT CONTROL

OUTPUT CHARACTERISTICS. Figure 2-7 shows the LOW-state output characteristics for LS and FAST™. For LOW I<sub>OL</sub> values, the pull-down transistor is clamped out of deep saturation to shorten the turn-off delay. Figure 2-8 shows the HIGH-state output characteristics.




FIGURE 2-7a — OUTPUT LOW CHARACTERISTIC




FIGURE 2-8a — OUTPUT HIGH CHARACTERISTIC




FIGURE 2-7b -- OUTPUT LOW CHARACTERISTIC






FIGURE 2-8b - OUTPUT HIGH CHARACTERISTIC

AC SWITCHING CHARACTERISTICS. The propagation through a logic element depends on power supply voltage, ambient temperature, and output load. The effect of each of these parameters on ac propagation is shown in Figures 2-9 through 2-11.

Propagation delays are specified with only one output switching, the delay through a logic-element will increase to some extent when multiple outputs switch simultaneously due to inductance internal to the IC package. This effect can be seen by comparing Figures 2-11e and 2-11F.

For LS TTL, limits are guaranteed at 25°C,  $V_{CC} = 5.0$  V, and CI = 15 pF (normally, resistive load has minimal effect on propagation delay) FAST<sup>m</sup> and TTL limits are guaranteed over the commercial or military temperature and supply voltage ranges and with CI = 50 pF.





FAST AND LS TTL DATA




FIGURE 2-11a\*





FIGURE 2-11b\*







FIGURE 2-11c\*

<sup>\*</sup>Data for Figures 2-11a through 2-11c was taken with only one output switching at a time. Figure 2-11d data was taken with all 8 inputs of the F240 tied together.

## Design Considerations and Testing

## FAST AND LS



#### DESIGN CONSIDERATIONS

SELECTING TTL LOGIC. TTL Families may be mixed in a system for optimum performance. For instance, in new designs, ALS would commonly be used in non-critical speed paths to minimize power consumption while FAST™ TTL would be used in high speed paths. The ratio of ALS to FAST™ will depend on overall system design goals.

NOISE IMMUNITY. When mixing TTL families it is often desirable to know the guaranteed noise immunity for both LOW and HIGH logic levels. Table 3.1 lists the guaranteed logic levels for various TTL families and can be used to calculate noise margin. Table 3.2 specifies these noise margins for systems containing LS, S, ALS and/or FAST™ TTL. Note that Table 3.2 represents "worst case" limits and assumes a maximum power supply and temperature variation across the IC's which are interconnected, as well as maximum rated load. Increased noise immunity can be achieved by designing with decreased maximum allowable operating ranges.

TABLE 3.1 Worst Case TTL Logic Levels

#### **Electrical Characteristics**

		Military ( $-55 \text{ to } \pm 125^{\circ}\text{C}$ )		Commercial (0 to 70°C)						
	TTL Families	VIL	VIH	VOL	VOH	VIL	VIH	VOL	VOH	UNITS
TTL	Standard TTL 9000, 54/74	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	V
HTTL	High Speed TTL 54H/74H	0.8	2.0	0.4	2.4	8.0	2.0	0.4	2.4	V
LPTTL	Low Power TTL 93L00 (MSI)	0.7	2.0	0.3	2.4	8.0	2.0	0.3	2.4	V
STTL	Schottky TTL 54S/74S, 93S00	0.8	2.0	0.5	2.5	8.0	2.0	0.5	2.7	V
LSTTL	Low Power Schottky TTL 54LS/74LS	0.7	2.0	0.4	2.5	8.0	2.0	0.5	2.7	V
ALS TTL (5% VCC)	Advanced LS TTL, 54ALS/74ALS					8.0	2.0	0.5	2.75	v
(10% V <sub>CC</sub> )		0.8	2.0	0.4	2.5	0.8	2.0	0.5	2.5	V
FAST TTL(5% VCC)	Advanced S TTL, 54F/74F			1		8.0	2.0	0.5	2.7	V
(10% V <sub>CC</sub> )		0.8	2.0	0.5	2.5	0.8	2.0	0.5	2.5	V

VOL and VOH are the voltages generated at the output VIL and VIH are the voltage required at the input to generate the appropriate levels. The numbers given above are guaranteed worst-case values.

TABLE 3.2a LOW Level Noise Margins (Military)

	To					
From		LS	s	ALS	FAST	Units
LS		300	400	400	400	mV
s		200	300	300	300	mV
ALS		300	400	400	400	mV
FAST™		200	300	300	300	mV

From "VOL" to "VIL"

TABLE 3.2c LOW Level Noise Margins (Commercial)

To					
From	LS	s	ALS	FAST	Units
LS	300	300	300	300	m۷
s	300	300	300	300	mV
ALS	300	300	300	300	mV
FAST™	300	300	300	300	mV

From "VOL" to "VIL"

TABLE 3.2b HIGH Level Noise Margins (Military)

To					
From	LS	S	ALS	FAST	Units
LS	500	500	500	500	mV
S	500	500	500	500	mV
ALS	500	500	500	500	m۷
FAST™	500	500	500	500	mV

From "VOH" to "VIH"

TABLE 3.2d HIGH Level Noise Margins (Commercial)

To					
From	LS	S	ALS	FAST	Units
LS	700	700	700	700	mV
S	700	700	700	700	mV
ALS (5% V <sub>CC</sub> )	750	750	750	750	mV
FAST (5% V <sub>CC</sub> )	700	700	700	700	mV
ALS (10% V <sub>CC</sub> )	500	500	500	500	mV
FAST (10% V <sub>CC</sub> )	500	500	500	500	mV

From "VOH" to "VIH"

**POWER CONSUMPTION.** With the exception of ECL, all logic families exhibit increased power consumption at high frequencies. Figure 3.1 shows this characteristic for common logic families. This figure refers to an average single gate dissipation, care must be taken when switching multiple gates at high frequencies to assure that their combined dissipation does not exceed package and/or device capabilities. As indicated, TTL devices are more efficient at high frequencies than CMOS.






FIGURE 3-1
AVERAGE GATE POWER DISSIPATION
Versus FREQUENCY

**FAN-IN AND FAN-OUT.** In order to simplify designing with Motorola TTL devices, the input and output loading parameters of all families are normalized to the following values:

- 1 TTL Unit Load (U.L.) =  $40 \mu A$  in the HIGH state (Logic "1")
- 1 TTL Unit Load (U.L.) = 1.6 mA in the LOW state (Logic "0")

Input loading and output drive factors of all products described in this handbook are related to these definitions.

#### **EXAMPLES — INPUT LOAD**

- 1. A 7400 gate, which has a maximum I<sub>|L</sub> of 1.6 mA and I<sub>|H</sub> of  $40\,\mu\text{A}$  is specified as having an input load factor of 1 U.L. (Also called a fan-in of 1 load.)
- 2. The 74LS95B which has a value of  $I_{IL} = 0.8$  mA and  $I_{IH}$  of 40  $\mu$ A on the CP terminal, is specified as having an input LOW load factor of

$$\frac{0.8 \text{ mA}}{1.6 \text{ mA}}$$
 or 0.5 U.L. and an input HIGH load factor of  $\frac{40 \, \mu A}{40 \, \mu A}$  or 1 U.L.

3. The 74LS00 gate which has an  $I_{\parallel}$  of 0.4 mA and an  $I_{\parallel}$  of 20  $\mu$ A, has an input LOW load factor of

$$\frac{0.4 \text{ mA}}{1.6 \text{ mA}}$$
 or 0.25 U.L. an input HIGH load factor of  $\frac{20 \mu A}{40 \mu A}$  or 0.5 U.L.

#### **EXAMPLES** — OUTPUT DRIVE

1. The output of the 7400 will sink 16 mA in the LOW (logic "0") state and source 800  $\mu$ A in the HIGH (logic "1") state. The normalized output LOW drive factor is therefore

$$\frac{16 \text{ mA}}{1.6 \text{ mA}} = 10 \text{ U.L.}$$

and the output HIGH drive factor is

$$\frac{800 \,\mu\text{A}}{40 \,\mu\text{A}}$$
 or 20 U.L.

2. The output of the 74LS00 will sink 8.0 mA in the LOW state and source  $400 \mu A$  in the HIGH state. The normalized output LOW drive factor is

$$\frac{8.0 \text{ mA}}{1.6 \text{ mA}}$$
 or 5 U.L.

and the output HIGH drive factor is

$$\frac{400 \,\mu\text{A}}{40 \,\mu\text{A}}$$
 or 10 U.L.

Relative load and drive factors for the basic TTL families are given in Table 3.3.

FAR4037	INPUT	LOAD	OUTPUT DRIVE		
FAMILY	HIGH	LOW	HIGH	LOW	
74LS00	0.5 U.L.	0.25 U.L.	10 U.L.	5 U.L.	
7400	1 U.L.	1 U.L.	20 U.L.	10 U.L.	
9000	1 U.L.	1 U.L.	20 U.L.	10 U.L.	
74H00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L.	
74S00	1.25 U.L.	1.25 U.L.	25 U.L.	12.5 U.L.	
74 ALS	0.5 U.L.	0.0625 U.L.	10 U.L.	5 U.L.	
74 FAST	0.5 U.L.	0.375 U.L.	25 U.L.	12.5 U.L.	

TABLE 3.3

Values for MSI devices vary significantly from one element to another. Consult the appropriate data sheet for actual characteristics.

WIRED-OR APPLICATIONS. Certain TTL devices are provided with an "open" collector output to permit the Wired-OR (actually Wired-AND) function. This is achieved by connecting open collector outputs together and adding an external pull-up resistor.

The value of the pull-up resistor is determined by considering the fan-out of the OR tie and the number of devices in the OR tie. The pull-up resistor value is chosen from a range between maximum value (established to maintain the required  $V_{OH}$  with all the OR tied outputs HIGH) and a minimum value (established so that the OR tie fan-out is not exceeded when only one output is LOW).

MINIMUM AND MAXIMUM PULL-UP RESISTOR VALUES

$$R_{X(MIN)} = \frac{V_{CC(MAX)} - V_{OL}}{I_{OL} - N_2(LOW) \cdot 1.6 \text{ mA}}$$

$$R_{X(MAX)} = \frac{V_{CC(MIN)} - V_{OH}}{N_1 \bullet I_{OH} + N_2(HIGH) \bullet 40 \,\mu\text{A}}$$

where:

= External Pull-up Resistor

Number of Wired-OR OutputsNumber of Input Unit Loads (U.L.) being Driven

 $I_{OH} = I_{CEX}$  = Output HIGH Leakage Current

= LOW Level Fan-out Current of Driving Element

= Output LOW Voltage Level (0.5 V) VOL VOL = Output LOW Voltage Level (0.4 V)
VCC = Power Supply Voltage

Example: Four 74LS03 gate outputs driving four other LS gates or MSI inputs.

$$R_{X(MIN)} = \frac{5.25 \text{ V} - 0.5 \text{ V}}{8 \text{ mA} - 1.6 \text{ mA}} = \frac{4.75 \text{ V}}{6.4 \text{ mA}} = 742 \Omega$$

$$R_{X(MAX)} = \frac{4.75 \text{ V} - 2.4 \text{ V}}{4 \cdot 100 \mu\text{A} + 2 \cdot 40 \mu\text{A}} = \frac{2.35 \text{ V}}{0.48 \text{ mA}} = 4.9 \text{ k}\Omega$$
where:
$$N_1 = 4$$

$$N_2 \text{ (HIGH)} = 4 \cdot 0.5 \text{ U.L.} = 2 \text{ U.L.}$$

$$N_2 \text{ (LOW)} = 4 \cdot 0.25 \text{ U.L.} = 1 \text{ U.L.}$$

$$I_{OH} = 100 \mu\text{A}$$

$$I_{OL} = 8 \text{ mA}$$

$$V_{OL} = 0.5 \text{ V}$$

$$V_{OH} = 2.4 \text{ V}$$

Any value of pull-up resistor between 742  $\Omega$  and 4.9 k $\Omega$  can be used. The lower values yield the fastest speeds while the higher values yield the lowest power dissipation.

**UNUSED INPUTS.** For best noise immunity and switching speed, unused TTL inputs should not be left floating, but should be held between 2.4 V and the absolute maximum input voltage.

Two possible ways of handling unused inputs are:

- Connect unused input to V<sub>CC</sub>, LS and FAST™ TTL inputs have a breakdown voltage >7.0 V and require, therefore
  no series resistor.
- 2. Connect the unused input to the output of an unused gate that is forced HIGH.

**CAUTION:** Do not connect an unused LS or FAST™ input to another input of the same NAND or AND function. This method, recommended for normal TTL, increases the input coupling capacitance and thus reduces the ac noise immunity.

INPUT CAPACITANCE. As a rule of thumb, LS and FAST™ TTL inputs have an average capacitance of 5 pF for DIP packages. For an input that serves more than one internal function, each additional function adds approximately 1.5 pF.

**LINE DRIVING** — Because of its superior capacitive drive characteristics, TTL logic is often used in line driving applications which require various termination techniques to maintain signal integrity. Parameters associated with this application are listed in Table 3.4.

It is also often necessary to construct load lines to determine reflection waveforms in line driving applications. The input and output characteristics graphs of section 3 (Figs. 2-4, 2-7 and 2-8) can be very useful for this purpose.

OUTPUT RISE AND FALL TIMES provide important information in determining reflection waveforms and crosstalk coefficients. Typical rise and fall times are approximately 6.0 ns for LS and about 2.0 ns for FAST™ with a 50-pF load (measured 10–90%). Output rise and fall times become longer as capacitive load is increased.

**INTERCONNECTION DELAYS.** For those parts of a system in which timing is critical, designers should take into account the finite delay along the interconnections. These range from about 0.12 to 0.15 ns/inch for the type of interconnections normally used in TTL systems. Exceptions occur in systems using ground planes to reduce ground noise during a logic transition; ground planes give higher distributed capacitance and delays of about 0.15 to 0.22 ns/inch.

Most interconnections on a logic board are short enough that the wiring and load capacitance can be treated as a lumped capacitance for purposes of estimating their effect on the propagation delay of the driving circuit. When an interconnection is long enough that its delay is one-fourth to one-half of the signal transition time, the driver output waveform exhibits noticeable slope changes during a transition. This is evidence that during the initial portion of the output voltage transition the driver sees the characteristic impedance of the interconnection (normally  $100~\Omega$  to  $200~\Omega$ ), which for transient conditions appears as a resistor returned to the quiescent voltage existing just before the beginning of the transition. This characteristic impedance forms a voltage divider with the driver output impedance, tending to produce a signal transition having the same rise or fall time as in the no-load condition but with a reduced amplitude. This attenuated signal travels to the far end of the interconnection, which is essentially an unterminated transmission line, whereupon the signal starts doubling. Simultaneously, a reflection voltage is generated which has the same amplitude and polarity as the original signal, e.g., if the driver output signal is positive-going the reflection will be positive-going, and as it travels back toward the driver it adds to the line voltage. At the instant the reflection arrives at the driver it adds algebraically to the still-rising driver output, accelerating the transition rate and producing the noticeable change in slope.



(ALL MAXIMUM RATINGS)		l	.S	FA	7	
Characteristic	Symbol	54LSxxx	74LSxxx	54Fxxx	74Fxxx	Units
Operating Voltage Range	VCC	5 ± 10%	5 ± 5%	5 ± 10%	5 ± 10%	Vdc
Output Drive:	ЮН	- 0.4	-0.4	- 1.0	- 1.0	mA
Standard Output	OL	4.0	8.0	20	20	mA
	ISC	-20 to -100	-20 to -100	-60 to -150	-60 to -150	mA
	ЮН	- 12	- 15	- 12	- 15	mA
Buffer Output	lOL	12	24	48	64	mA
	Isc	-40 to -225	-40 to -225	-100 to -225	- 100 to - 225	mA

TABLE 3.4
OUTPUT CHARACTERISTICS FOR SCHOTTKY TTL LOGIC

If an interconnection is of such length that its delay is longer than half the signal transition time, the attenuated output of the driver has time to reach substantial completion before the reflection arrives. In the limit, the waveform observed at the driver output is a 2-step signal with a pedestal. In this circumstance the first load circuit to receive a full signal is the one at the far end, because of the doubling effect, while the last one to receive a full signal is the one nearest the driver since it must wait for the reflection to complete the transition. Thus, in a worst-case situation, the net contribution to the overall delay is twice the delay of the interconnection because the initial part of the signal must travel to the far end of the line and the reflection must return.

When load circuits are distributed along an interconnection, the input capacitance of each will cause a small reflection having a polarity opposite that of the signal transition, and each capacitance also slows the transition rate of the signal as it passes by. The series of small reflections, arriving back at the driver, is subtractive and has the effect of reducing the apparent amplitude of the signal. The successive slowing of the transition rate of the transmitted signal means that it takes longer for the signal to rise or fall to the threshold level of any particular load circuit. A rough but workable approach is to treat the load capacitances as an increase in the intrinsic distributed capacitance of the interconnection. Increasing the distributed capacitance of a transmission line reduces its impedance and increases its delay. A good approximation for ordinary TTL interconnections is that distributed load capacitance decreases the characteristic impedance by about one-third and increases the delay by one-half.

#### ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

•	LS	FAST
Storage Temperature	-65°C to +150°C	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C	-55°C to +125°C
VCC Pin Potential to Ground Pin	-0.5 V to +7.0 V	-0.5  V to  +7.0  V
*Input Voltage (dc) Diode Inputs	-0.5 V to 15 V	-0.5 V to 7.0 V
*Input Current (dc)	-30 mA to +5.0 mA	-30 mA to +5.0 mA
Voltage Applied to Open Collector		
Outputs (Output HIGH)	-0.5  V to  +10  V	-0.5  V to  +5.5  V
High Level Voltage Applied to		
Disabled 3-State Output	5.5 V	5.5 V

<sup>\*</sup>Either input voltage limit or input circuit limit is sufficient to protect the inputs — Circuits with 5.5 V maximum limits are listed below.

Device types having inputs limited to 5.5 V are as follows:

SN74LS242/243, SN74LS245 — Inputs connected to outputs. SN74LS640/641/642/645 — Inputs connected to outputs.

 SN74LS299/322A/323
 — Certain Inputs.

 SN74LS673/674
 — Certain Inputs.

 SN74LS151/251
 — Multiplexer Inputs.

## 3

#### DEFINITION OF SYMBOLS AND TERMS USED IN THIS DATABOOK

**CURRENTS** — Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

ICC Supply Current — The current flowing into the V<sub>CC</sub> supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst case operation.

I<sub>|H</sub> Input HIGH current — The current flowing into an input when a specified HIGH voltage is applied.

IIL Input LOW current — The current flowing out of an input when a specified LOW voltage is applied.

Output HIGH current. The leakage current flowing into a turned off open collector output with a specified HIGH output voltage applied. For devices with a pull-up circuit, the I<sub>OH</sub> is the current flowing out of an output which is in the HIGH state.

IOL Output LOW current — The current flowing into an output which is in the LOW state.

OZH

Output short-circuit current — The current flowing out of an output which is in the HIGH state when that output is short circuit to ground (or other specified potential).

Output off current HIGH — The current flowing into a disabled 3-state output with a specified HIGH output voltage applied.

Output off current LOW — The current flowing out of a disabled 3-state output with a specified LOW output voltage applied.

**VOLTAGES** — All voltages are referenced to ground. Negative voltage limits are specified as absolute values (*i.e.*, -10 V is greater than -1.0 V).

V<sub>CC</sub> **Supply voltage** — The range of power supply voltage over which the device is guaranteed to operate within the specified limits.

VIK(MAX) Input clamp diode voltage — The most negative voltage at an input when 18 mA is forced out of that input terminal. This parameter guarantees the integrity of the input diode which is intended to clamp negative ringing at the input terminal.

VIH Input HIGH voltage — The range of input voltages that represents a logic HIGH in the system.

V<sub>IH(MIN)</sub> Minimum input HIGH voltage — The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.

V<sub>|L</sub> Input LOW voltage — The range of input voltages that represents a logic LOW in the system.

V<sub>IL(MAX)</sub> Maximum input LOW voltage — The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.

VOH(MIN) Output HIGH voltage — The minimum voltage at an output terminal for the specified output current IOH and at the minimum value of VCC.

VOL(MAX) Output LOW voltage — The maximum voltage at an output terminal sinking the maximum specified load current Io. .

V<sub>T+</sub>
• Positive-going threshold voltage — The input voltage of a variable threshold device (*i.e.*, Schmitt Trigger) that is interpreted as a V<sub>IH</sub> as the input transition rises from below V<sub>T</sub>(MIN).

 $V_{T-}$  Negative-going threshold voltage — The input voltage of a variable threshold device (*i.e.*, Schmitt Trigger) that is interpreted as a  $V_{IL}$  as the input transition falls from above  $V_{T+(MAX)}$ .

tr

tf


#### AC SWITCHING PARAMETERS AND WAVEFORMS

#### tPLH Propagation delay LOW-TO-HIGH:

The time delay from when the input is 1.3 V (1.5 for FAST) to when the output reaches 1.3 V (1.5 for FAST), while the output changes to a logic HIGH.

#### tPHL Propagation delay HIGH-TO-LOW:

The time delay from when the input is 1.3 V (1.5 for FAST) to when the output reaches 1.3 V (1.5 for FAST), while the output changes to a logic LOW.



#### Waveform Rise Time:

LOW to HIGH logic transition time, measured from the 10% to 90% points of the waveform.

#### Waveform Fall Time:

HIGH to LOW logic transition time, measured the 90% to the 10% points of the waveform.




#### <sup>†</sup>PHZ Output disable time: HIGH to Z

The time delay between the specified amplitude point on the enable input and when the output falls 0.3 V (0.3 V for FAST) from the steady-state HIGH level.

#### tPZH Output enable time: Z to HIGH


The time delay between the specified amplitude points on the enable input and the output, when the output is going from a disabled state to a logic HIGH state.



The time delay between the specified amplitude point on the enable input and when the output falls 0.3 V (0.3 V for FAST) from the steady-state LOW level.


tPZL Output enable time: Z to LOW

The time delay between the specified amplitude points on the enable input and the output when the output is going from a disabled state to a logic LOW state.



t<sub>rec</sub> Recovery time

Time required between an asynchronous signal (SET, RESET, CLEAR or PARALLEL load) and the active edge of a synchronous control signal, to insure that the device will properly respond to the synchronous signal.





th Hold Time

The interval of time from the active edge of the control signal (usually the clock) to when the data to be recognized is no longer required to ensure proper interpretation of the data. A negative hold time indicates that the data may be removed at some time prior to the active edge of the control signal.

t<sub>S</sub> Setup time


The interval of time during which the data to be recognized is required to remain constant prior to the active edge of the control signal to ensure proper data recognition.





t<sub>W</sub> or tpw

The time between the specified amplitude points (1.3 V for LS and 1.5 V for FAST™) on the leading and trailing edges of a pulse.



**fMAX** 

Toggle frequency/operating frequency

The maximum rate at which clock pulses meeting the clock requirements (i.e., twh, twh, and tr, tf) may be

applied to a sequential circuit. Above this frequency the device may cease to function.

**fMAXmin** 


Guaranteed maximum clock frequency


The lowest possible value for fMAX.


#### **TESTING**


#### DC TEST CIRCUITS

The following test circuits and forcing functions represent Motorola's typical DC test procedures









FAST AND LS TTL DATA

<sup>\*</sup>Unless otherwise indicated, input conditions are selected to produce a worst case condition.

AC TEST CIRCUITS The following test circuits and conditions represent Motorola's typical test procedures. AC waveforms and terminology can be found on pages 3-8 to 3-10.

Proper testing requires that care be taken in the construction of AC test fixtures. This is especially true of FAST™ TTL.


Maintaining a 50 Ω environment on the ac test fixture, as well as the use of multilayer boards with internal V<sub>CC</sub> and ground planes is highly recommended for FAST™ TTL. Bypassing with both electrolytic and high quality RF type capacitors should be provided on the board. Lead lengths for all components should be kept as short as possible (Motorola uses and recommends chip capacitors and resistors for ac test fixtures). Following these rules will result in cleaner waveforms as well as better correlation between Motorola and the FAST™ TTL consumer.

#### **FUNCTIONAL TESTING OF TTL IN A NOISY ENVIRONMENT**


Testing noise (noise generated by the test system itself and noise generated by TTL devices under test interacting with the test system) adds to, or subtracts from the threshold voltage applied to the TTL device under test. For this reason Motorola does not recommend functional testing of TTL devices using threshold levels of 0.8 V and 2.0 V. Instead, good TTL testing techniques call for hard levels of less than 0.5 V VIL and greater than 2.4 V VIH to be applied for functional testing. Input threshold voltages should be tested separately, and only (for noise reasons above) after setting the device state with a hard level.

#### LS TEST CIRCUITS

#### **Test Circuit for Standard Output Devices**




#### Test Circuit for Open Collector Output Devices



\*includes all probe and jig capacitance

#### Optional LS Load (Guaranteed-Not Tested)




#### PULSE GENERATOR SETTINGS (UNLESS OTHERWISE SPECIFIED)

	LS	FAST
Frequency =	1MHz	1MHz
Duty Cycle =	50%	50%
$1 \text{ TLH } (t_r) =$	6 ns (15)*	2.5 ns
$1 \text{ THL } (t_f) =$	6 ns (15)*	2.5 ns
Amplitude =	0 to 3 V	0 to 3


\*The specified propagation delay limits can be guaranteed with a 15 ns input rise time on all parameters except those requiring narrow pulse widths. Any frequency measurement over 15 MHz or pulse width less than 30 ns must be performed with a 6 ns input rise time.

#### **FAST TEST CIRCUITS**



\*includes all probe and jig capacitance

## FAST AND LS



## FAST Data Sheets



# **QUAD 2-INPUT NAND GATE**

# VCC 14 13 12 11 10 9 8 1 12 3 4 5 6 7 GND

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# MC54F00 MC74F00

QUAD 2-INPUT NAND GATE

FAST™ SCHOTTKY TTL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 74	4.5	5.0	5.5	v
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CO	NDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1551 CC	ANDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inpu	t HIGH Voltage	
VIL	Input LOW Voltage				0.8	٧	Guaranteed Inpu	t LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	-18 mA	
\/	0.44.11101137-15	54, 74	2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V	
VOH	Output HIGH Voltage	74	2.7			٧	I <sub>OH</sub> = -1.0 mA V <sub>CC</sub> = 4.75 V		
VOL	Output LOW Voltage				0.5	٧	IOL = 20 mA	V <sub>CC</sub> = MIN	
1	In				20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V	
lН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V	
IL	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
1	Power Supply Current Total, Output HIGH				2.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = GND		
Icc	Total, Output LOW				10.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= Open	

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# **AC CHARACTERISTICS**

SYMBOL	PARAMETER	T <sub>A</sub> =	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		4F C to +125°C O V ± 10% 50 pF	74F T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5.0 V ± 10% C <sub>L</sub> = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
tPHL	Propagation Delay	1.5	4.3	1.5	6.5	1.5	5.3	ns





Fig. 1



# **QUAD 2-INPUT NOR GATE**



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# MC54F02 MC74F02

QUAD 2-INPUT NOR GATE
FAST™ SCHOTTKY TTL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°c
Іон	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TECT OC	NDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ıt LOW Voltage		
VIK	Input Clamp Diode Voltage				-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
	Outrast UICH Valence	54, 74	2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V		
Vон	Output HIGH Voltage	74	2.7			٧	I <sub>OH</sub> = -1.0 mA V <sub>CC</sub> = 4.75 V			
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA V <sub>CC</sub> = MIN			
1	Innuit IIICII Current				20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V		
lΗ	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V		
IIL	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V		
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V			
1	Power Supply Current Total, Output HIGH				5.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = GND			
ICC	Total, Output LOW				13	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= Note 3		

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.
- 3. Measured with one input high, one input low for each gate.

# AC CHARACTERISTICS

SYMBOL	PARAMETER	T <sub>A</sub> =	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		4F C to +125°C O V ± 10% 50 pF	74F T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5.0 V ± 10% C <sub>L</sub> = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.5	5.5	2.5	7.5	2.5	6.5	ns
<sup>t</sup> PHL	Propagation Delay	1.5	4.3	1.5	6.5	1.5	5.3	ns





Fig. 1



# **HEX INVERTER**



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# MC54F04 MC74F04

HEX INVERTER

FAST™ SCHOTTKY TTL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
v <sub>cc</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED			LIMITS		UNITS	TEST CO	ONDITIONS	
STMBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	DNDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ut LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	-18 mA	
	0	54, 74	2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V	
VOH	Output HIGH Voltage	74	2.7			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
1	I				20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V	
l <sub>IL</sub>	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
1	Power Supply Current Total, Output HIGH				4.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = GND		
ICC	Total, Output LOW				15.3	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= Open	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS

SYMBOL	/MBOL PARAMETER		54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		54F T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = 5.0 V ± 10% C <sub>L</sub> = 50 pF		74F T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5.0 V ± 10% C <sub>L</sub> = 50 pF	
		MIN	MAX	MIN	MAX	MIN	MAX	!
tPLH	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
tPHL	Propagation Delay	1.5	4.3	1.5	6.5	1.5	5.3	ns





Fig. 1





# **QUAD 2-INPUT AND GATE**

# MC54F08 MC74F08



QUAD 2-INPUT AND GATE

FAST<sup>TM</sup> SCHOTTKY TTL

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54, 74	4.5	5.0	5.5	v
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETED			LIMITS		LIMITO	TECT CC	MOITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	NDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	it HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	it LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	-18 mA
	0	54, 74	2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
1	I				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
ΊН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V
IL	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
	Power Supply Current Total, Output HIGH				8.3	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= Open
ICC	Total, Output LOW				12.9	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= GND

- 1. For conditions shown as MIN or MAX, use the appropiate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# 4

# AC CHARACTERISTICS

		54/	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		lF.	7		
SYMBOL	PARAMETER	V <sub>CC</sub> =			to +125°C V ± 10% 50 pF	$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.0	5.6	2.5	7.5	3.0	6.6	ns
tPHL	Propagation Delay	2.5	5.3	2.0	7.5	2.5	6.3	ns





Fig. 1



# **TRIPLE 3-INPUT NAND GATE**



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# MC54F10 MC74F10

TRIPLE 3-INPUT NAND GATE

FAST™ SCHOTTKY TTL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54, 74	4.5	5.0	5.5	v
тд	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CO	NDITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1551 CC	ONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltag	
VIL	Input LOW Voltage				0.8	٧	Guaranteed Inpu	it LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	-18 mA
	54, 74		2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
I	In IIICII C				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
lН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V
1 <sub>IL</sub>	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
	Power Supply Current Total, Output HIGH				2.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= GND
ICC	Total, Output LOW				7.7	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= Open

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

SYMBOL	PARAMETER	T <sub>A</sub> =	54/74F TA = +25°C VCC = +5.0 V CL = 50 pF		54F T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = 5.0 V ± 10% C <sub>L</sub> = 50 pF		74F T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5.0 V ± 10% C <sub>L</sub> = 50 pF	
		MIN	MAX	MIN	MAX	MIN	MAX	•
tPLH	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
tPHL	Propagation Delay	1.5	4.3	1.5	6.5	1.5	5.3	ns




Fig. 1



# **TRIPLE 3-INPUT AND GATE**

# V<sub>CC</sub> 14 13 12 11 10 8 8 1 1 2 3 4 5 6 7 GND

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# MC54F11 MC74F11

TRIPLE 3-INPUT AND GATE
FAST™ SCHOTTKY TTL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED			LIMITS		UNITS	TEST CO	MOITIONS	
STIVIBUL	PARAMETER	Ī	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltag		
VIL	Input LOW Voltage				0.8	٧	Guaranteed Inpu	t LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	-18 mA	
	0.4- 4.111011.1/-14	54, 74	2.5			٧	IOH = -1.0 mA	V <sub>CC</sub> = 4.50 V	
VOH	Output HIGH Voltage	74	2.7			٧	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
1					20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
ΊН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V	
1 <sub>IL</sub>	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
	Power Supply Current Total, Output HIGH				6.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= Open	
ICC	Total, Output LOW				9.7	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= GND	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# **AC CHARACTERISTICS**

SYMBOL	PARAMETER	T <sub>A</sub> = V <sub>CC</sub> =	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		4F C to +125°C O V ± 10% 50 pF	74F T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.0	5.6	2.5	7.5	3.0	6.6	ns
<sup>t</sup> PHL	Propagation Delay	2.5	5.5	2.0	7.5	2.5	6.5	ns





Fig. 1



# **DUAL 4-INPUT NAND GATE**



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# MC54F20 MC74F20

DUAL 4-INPUT NAND GATE

FAST<sup>TM</sup> SCHOTTKY TTL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS		LIMITO	TECT OC	NDITIONS
SYMBOL	PARAMETER	ĺ	MIN	TYP	MAX	UNITS	TESTICO	INDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Volta	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	t LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	-18 mA
	0	54, 74	2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7			٧	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
1					20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
lН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
IIL	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
1	Power Supply Current Total, Output HIGH				1.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= GND
ICC	Total, Output LOW				5.1	mA	VCC = MAX, VIN	= Open

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

SYMBOL	PARAMETER	1	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		4F		4F	
		Vcc=			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$		$T_A = 0^{\circ}C \text{ to } 70^{\circ}C$ $V_{CC} = 5.0 \text{ V } \pm 10\%$ $C_L = 50 \text{ pF}$	
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.4	5.0	2.0	7.0	2.4	6.0	ns
tPHL	Propagation Delay	1.5	4.3	1.5	6.5	1.5	5.3	ns




Fig. 1



# QUAD 2-INPUT OR GATE

# V<sub>CC</sub> 14 13 12 11 10 9 8 1 1 2 3 4 5 6 7

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# MC54F32 MC74F32

QUAD 2-INPUT OR GATE
FAST<sup>TM</sup> SCHOTTKY TTL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CO	NDITIONS	
OTWIDOL	TANAMETER		MIN	TYP	MAX	ONTO	L STATE OF THE STA		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage				0.8	٧	Guaranteed Inpu	t LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	–18 mA	
	Outros IIICII Valtara	54, 74	2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V	
Vон	Output HIGH Voltage	74	2.7			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
lee	Input HIGH CUrrent				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
lіН	input nigh corrent				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V	
Iμ	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V	
IOS	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
lcc	Power Supply Current Total, Output HIGH				9.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>		
	Total, Output LOW		İ		15.5	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= Open	

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time.

# **AC CHARACTERISTICS**

SYMBOL	PARAMETER	T <sub>A</sub> = V <sub>CC</sub> =	54/74F TA = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		4F C to +125°C O V ± 10% 50 pF	7 T <sub>A</sub> = 0°0 V <sub>CC</sub> = 5.0 C <sub>L</sub> =	UNITS	
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.0	5.6	3.0	7.5	3.0	6.6	ns
tPHL	Propagation Delay	3.0	5.3	2.5	7.5	3.0	6.3	ns





Fig. 1



# 4-2-3-2-INPUT AND-OR-INVERT GATE



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# MC54F64 MC74F64

4-2-3-2-INPUT
AND-OR-INVERT GATE
FAST™ SCHOTTKY TTL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54, 74	4.5	5.0	5.5	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER			LIMITS		LINUTO	TEOT OF	NUDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ıt HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
	0	54, 74	2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V	
VOH	Output HIGH Voltage	74	2.7			V	IOH = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage				0.5	V	IOL = 20 mA	V <sub>CC</sub> = MIN	
1					20	μΑ	V <sub>IN</sub> = 2.7 V	V	
lн	Input HIGH Current				0.1	mA	V <sub>IN</sub> = 7.0 V	VCC = MAX	
ΙΙL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
	Power Supply Current Total, Output HIGH				2.8	mA	V <sub>IN</sub> = GND	VCC = MAX	
ICC	Total, Output LOW				4.7	mA	VIN = *	1 400-1412	

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.
- $^{\ast}$   $\,$  I<sub>CCL</sub> is measured with all inputs of one gate open and remaining inputs grounded.

# **AC CHARACTERISTICS**

		54/	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		4F	7		
SYMBOL	PARAMETER	VCC =			C to +125°C O V ± 10% 50 pF	T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	1
tPLH	Propagation Delay	2.5	6.5	2.5	8.5	2.5	7.5	ns
tPHL	Propagation Delay	1.5	4.5	1.5	6.5	1.5	5.5	ns





Fig. 1



# MC54F74 MC74F74

# **DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP**

**DESCRIPTION** — The MC54F/74F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary  $\{Q, \overline{Q}\}$  outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.



operations and should not be used to estimate propagation delays.

### TRUTH TABLE (Each Half)

INPUT	OUTF	PUTS
@ t <sub>n</sub>	@ tr	+ 1
D	Q	ā
L	L	Н
Н	н	L


Asynchronous Inputs:

LOW Input to  $\overline{S}_D$  sets Q to HIGH level LOW Input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are indepedent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH


 $\begin{aligned} & \text{H} = \text{HIGH Voltage Level} \\ & \text{L} = \text{LOW Voltage Level} \\ & \text{t}_n = \text{Bit time before clock pulse} \\ & \text{t}_n + 1 = \text{Bit time after clock pulse} \end{aligned}$ 

# DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

FAST™ SCHOTTKY TTL



### CONNECTION DIAGRAM



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	٧
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ГОН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER			LIMITS		LINUTC	TECT O	ST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	1651 (0	JNDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA V <sub>CC</sub> = MIN		
		54, 74	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V	
VOH	Output HIGH Voltage	74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
1	In the INCH Courses				20	μΑ	V <sub>IN</sub> = 2.7 V	.,	
lН	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX	
IIL	Input LOW Current (CP and D Inputs)				-0.6	mA	V <sub>IN</sub> = 0.5 V	Vcc = MAX	
112	(CD and SD Inputs)				-1.8	mA	·    ·		
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V V <sub>CC</sub> = MAX		
lcc	Power Supply Current			10.5	16	mA	V <sub>CP</sub> = 0 V	V <sub>CC</sub> = MAX	

# NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
   Not more than one output should be shorted at a time, nor for more than 1 second.

# **AC CHARACTERISTICS**

			54/74F		**£	**54F		4F	
		-	Γ <sub>A</sub> = +25°	С	T <sub>A</sub> = -55	to +125°C			
SYMBOL	PARAMETER	1	CC = +5.0		V <sub>CC</sub> = 5.0 V ±10%				UNITS
			C <sub>L</sub> = 50 pl	F	C <sub>L</sub> =	50 pF	C <sub>L</sub> = 50 pF		
	1	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Clock Frequency	100	125		100		100		MHz
tPLH tPHL	Propagation Delay CPn to Qn or Qn	3.8 4.4	5.3 6.2	6.8 8. <del>0</del>	3.8 4.4	8.5 10.5	3.8 4.4	7.8 9.2	ns
tPLH tPHL	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $\overline{Q}_{n}$	2.5 3.5	4.6 7.0	6.1 9.0	3.2 3.5	8.0 11.5	2.5 3.5	7.1 10.5	ns


# AC OPERATING REQUIREMENTS

			54/74F			54F		74F	
SYMBOL	PARAMETER		T <sub>A</sub> = +25° / <sub>CC</sub> = +5.0		T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10%				UNITS
		·MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW D <sub>n</sub> to CP <sub>n</sub>	2.0 3.0			3.0 4.0		2.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $D_n$ to $CP_n$	1.0 1.0			2.0 2.0		1.0 1.0		0
t <sub>W</sub> (H) t <sub>W</sub> (L)	CP <sub>n</sub> Pulse Width, HIGH or LOW	4.0 5.0			4.0 6.0		4.0 5.0		ns
t <sub>W</sub> (L)	C	4.0			4.0		4.0		ns
t <sub>rec</sub>	Recovery Time CDn or SDn to CP	2.0			3.0		2.0		ns



# MC54F86 MC74F86

### **QUAD 2-INPUT EXCLUSIVE-OR GATE**



# QUAD 2-INPUT EXCLUSIVE-OR GATE

FASTTM SCHOTTKY TTL

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS		LINUTC	TECT O	ONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	1551 (	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA V <sub>CC</sub> = MIN,		
	0	54,74	2.5	3.4		V	IOH = -1.0 mA	V <sub>CC</sub> = 4.50 V	
Vон	Output HIGH Voltage 74		2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage			0.35	0.5	٧	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
I	Innut HICH Current				20	μА	V <sub>IN</sub> = 2.7 V	V MAY	
ΊΗ	Input HIGH Current				100	μА	. V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX	
ΊL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
	D			15	23	mA	Inputs LOW	V	
lcc	Power Supply Current			18	28		Inputs HIGH	V <sub>CC</sub> = MAX	

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS


			54/74F		5	54F		74F		
			Γ <sub>A</sub> = +25°	С	T <sub>A</sub> = -55	to +125°C	T <sub>A</sub> = 0			
SYMBOL	PARAMETER	) v	CC = +5.0	V	V <sub>CC</sub> = 5.0 V ±10%		VCC = 5.0	UNITS		
			C <sub>L</sub> = 50 pl	F	CL=	50 pF	CL=	50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH	Propagation Delay	3.0	4.0	5.5	2.5	7.0	3.0	6.5		
tPHL	(Other Input LOW)	3.0	4.2	5.5	3.0	7.0	3.0	6.5	ns	
tPLH	Propagation Delay	3.5	5.3	7.0	3.5	8.5	3.5	8.0		
tPHL	(Other Input HIGH)	3.0	4.7	6.5	3.0	8.0	3.0	7.5	ns	



# MC54F109 MC74F109

# DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

**DESCRIPTION** — The MC54F/74F109 consists of two high-speed, completely independent transition clocked  $J\overline{K}$  flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The  $J\overline{K}$  design allows operation as a D flip-flop (refer to 'F74 data sheet) by connecting the J and  $\overline{K}$  inputs together.



### TRUTH TABLE

INI	PUTS	OUTPUTS					
(	0 t <sub>n</sub>	@ t <sub>n + 1</sub>					
J	ĸ	Q Q					
L	Н	No Change					
L	L	L H					
Н	н	H L					
Н	L	Toggles					


Asynchronous Inputs:

LOW Input to  $\overline{S}_D$  sets Q to HIGH level LOW Input to  $\overline{C}_D$  sets Q to LOW level Clear and Set are indepedent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH

t<sub>n</sub> = Bit time before clock pulse t<sub>n</sub> + 1 = Bit time after clock pulse H = HIGH Voltage Level L = LOW Voltage Level


# DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

FAST™ SCHOTTKY TTL





# CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.5	5.0	5.5	V
Тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Іон	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltag		
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ıt LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
	0.4411101117-14	54, 74	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V	
VOH	Output HIGH Voltage	74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
					20	μА	V <sub>IN</sub> = 2.7 V	V NAAY	
ΙΗ	Input HIGH Current				100	μА	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX	
IIL	Input LOW Current (J, K and CP Inputs)				-0.6	mA	V <sub>IN</sub> = 0.5 V	Vcc = MAX	
112	(CD and SD Inputs)				-1.8	mA		100 1111	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
Icc	Power Supply Current			11.7	17	mA	V <sub>CP</sub> = 0 V	V <sub>CC</sub> = MAX	

# NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# **AC CHARACTERISTICS**

SYMBOL	PARAMETER	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF			54F T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		, ,		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Clock Frequency	100	125		70		90		MHz
tPLH tPHL	Propagation Delay $CP_n$ to $Q_n$ or $\overline{Q}_n$	3.8 4.4	5.3 6.2	7.0 8.0	3.8 4.4	9.0 10.5	3.8 4.4	8.0 9.2	ns
tPLH tPHL	Propagation Delay  CDn or SDn to Qn or Qn	2.5 3.5	5.2 7.0	7.0 9.0	2.5 3.5	9.0 11.5	2.5 3.5	8.0 10.5	ns

# AC OPERATING REQUIREMENTS

SYMBOL	PARAMETER	V <sub>CC</sub> = +5.0 V			54F T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10%		74F T <sub>A</sub> = 0 to +70°C V <sub>CC</sub> = 5.0 V ±10%		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW $J_n$ or $\overline{K}_n$ to $CP_n$	3.0 3.0			3.0 3.0		3.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $J_n$ or $\overline{K}_n$ to $CP_n$	1.0 1.0			1.0 1.0		1.0 1.0		115
t <sub>W</sub> (H)	CP <sub>n</sub> Pulse Width, HIGH or LOW	4.0 5.0			4.0 5.0		4.0 5.0		ns
t <sub>W</sub> (L)	CDn or SDn Pulse Width LOW	4.0			4.0		4.0		ns
t <sub>rec</sub>	Recovery Time CDn or SDn to CP	2.0			2.0		2.0		ns


# MOTOROLA

# **Advance Information**

# **DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP**

DESCRIPTION - MC54F/74F112 contains two independent, highspeed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on  $\overline{S}_D$  or  $\overline{C}_D$  prevents clocking and forces Q or  $\overline{Q}$  HIGH, respectively. Simultaneous LOW signals on SD and CD force both Q and Q HIGH.

### LOGIC DIAGRAM (one half shown)



### TRUTH TABLE

INPUTS	OUTPUT				
@ t <sub>n</sub>	@ t <sub>n + 1</sub>				
J K	Q				
LL	Ωn				
LH	L				
H L	Н				
нн	$\overline{\Omega}_{n}$				

### Asynchronous Inputs:

LOW input to SD sets Q to HIGH level LOW input to  $\overline{\mathbb{C}}_{D}$  sets  $\mathbb{Q}$  to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH


t<sub>n</sub> = Bit time before clock pulse  $t_{n+1}$  = Bit time after clock pulse

H = HIGH Voltage Level L = LOW Voltage Level


# MC54F112 MC74F112

# **DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP**

FAST™ SCHOTTKY TTL



### CONNECTION DIAGRAM



# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
v <sub>cc</sub>	Supply Voltage*	54 74	4.50 4.75	5.0 5.0	5.50 5.25	v
Тд	Operating Ambient Temperature Range	54 74	- 55 0	25 25	125 70	°C
loн	Output Current — High -	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

<sup>\*74</sup>F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input I	HIGH Voltage	
VIL	Input LOW Voltage				0.8	٧	Guaranteed Input I	LOW Voltage	
V <sub>IK</sub>	Input Clamp Diode Voltage				- 1.2	٧	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
	0	54	2.5	3.4		٧	I <sub>OH</sub> = -1.0 mA	V MINI	
VOH	Output HIGH Voltage	74	2.7	3.4		٧	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = MIN	
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V <sub>CC</sub> = MIN	
I					20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V	
ΉΗ	Input HIGH Current				100	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V	
	Input LOW Current (J and K Inputs)				-0.6	mA			
ΙΙL	(CP Inputs)				-2.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V	
	$(\overline{C}_D \text{ and } \overline{S}_D \text{ Inputs})$				-3.0	mA	1		
los	Output Short Circuit Current (Note 2)		-60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
<sup>I</sup> CC	Power Supply Current			12	19	mA	V <sub>CC</sub> = MAX, V <sub>CP</sub> = 0 V		

# NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS

			54/74F			54F		74F	
SYMBOL	PARAMETER	$T_A = +25^{\circ}C$ $V_{CC} = +5.0 V$ $C_L = 50 pF$			$T_A = -55 \text{ to } + 125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10^{\circ}$ $C_L = 50 \text{ pF}$				UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Clock Frequency	110	130						MHz
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay $\overline{CP}_n$ to $Q_n$ or $\overline{Q}_n$	2.0 2.0	5.0 5.0	6.5 6.5			2.0 2.0	7.5 7.5	ns
tPLH tPHL	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $\overline{Q}_n$ or $\overline{\overline{Q}}_n$	2.0 2.0	4.5 4.5	6.5 6.5			2.0 2.0	7.5 7.5	ns

# AC OPERATING REQUIREMENTS

			54/74F		5	4F	74F		
SYMBOL	PARAMETER		$T_A = +25^{\circ}C$ $V_{CC} = +5.0 \text{ V}$			5 to + 125°C .0 V ± 10%	$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set up Time, HIGH or LOW J <sub>n</sub> or K <sub>n</sub> to CP <sub>n</sub>	4.0 3.0					4.0 3.0		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW J <sub>n</sub> or K <sub>n</sub> to CP <sub>n</sub>	0					0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP <sub>n</sub> Pulse Width, HIGH or LOW	4.5 4.5					4.5 4.5		ns
t <sub>W</sub> (L)	C  On or S  On Pulse Width LOW	4.5					4.5		ns
t <sub>rec</sub>	Recovery Time $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $\overline{CP}$	4.0					5.0		ns





Fig. 1



# Advance Information DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

**DESCRIPTION** — MC54F/74F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is in either state and the bistable will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

### LOGIC DIAGRAM (one half shown)



### TRUTH TABLE

INPUTS	OUTPUT				
@ t <sub>n</sub>	@ t <sub>n + 1</sub>				
JK	Q				
LL	Ωn				
LH	L				
H L	H 0.5				
нн	$\overline{Q}_n$				

# Asynchronous Inputs:

LOW input to  $\overline{S}_D$  sets Q to HIGH level Set is independent of clock

t<sub>n</sub> = Bit time before clock pulse

 $t_{n+1}$  = Bit time after clock pulse


H = HIGH Voltage Level


L = LOW Voltage Level

# MC54F113 MC74F113

# DUAL JK EDGE-TRIGGERED FLIP-FLOP

-FAST™ SCHOTTKY TTL





# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage*	54 74	4.50 4.75	5.0 5.0	5.50 5.25	٧
TA	Operating Ambient Temperature Range	54 74	- 55 0	25 25	125 70	°C
ІОН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

<sup>\*74</sup>F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST COL	CONDITIONS	
STWIBUL			MIN TYP MAX		UNITS	1E31 CONDITIONS			
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input I	HIGH Voltage	
V <sub>IL</sub>	Input LOW Voltage				0.8	V	Guaranteed Input I	OW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	٧	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
	Outrant HIGH Vallage	54	2.5	3.4		V	$I_{OH} = -1.0 \text{ mA}$	Maria Maini	
VOH	Output HIGH Voltage	74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = MIN	
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA V <sub>CC</sub> = MIN		
L	In and I III City Comment				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$		
lН	Input HIGH Current				100	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	X, V <sub>IN</sub> = 7.0 V	
	Input LOW Current								
	(J and K Inputs)				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V		
Iμ	(CP Inputs)				-2.4	mA			
	$(\overline{C}_D$ and $\overline{S}_D$ Inputs)				-3.0	mA			
los	Output Short Circuit Current (Note 2)		- 60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
lcc	Power Supply Current			12	19	mA	V <sub>CC</sub> = MAX, V <sub>CP</sub> = 0 V		
NOTEO									


# NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# **AC CHARACTERISTICS**

	PARAMETER	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF			54F T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		74F T <sub>A</sub> = 0 to +70°C V <sub>CC</sub> = 5.0 V ± 10% C <sub>L</sub> = 50 pF		UNITS
SYMBOL									
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Clock Frequency	110	130						MHz
tPLH tPHL	Propagation Delay $\overline{CP}_n$ to $\overline{Q}_n$ or $\overline{Q}_n$	2.0 2.0	4.0 4.0	6.0 6.0			2.0 2.0	7.0 7.0	ns
tPLH tPHL	Propagation Delay $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	2.0 2.0	4.5 4.5	6.5 6.5			2.0 2.0	7.5 7.5	ns

	PARAMETER		$7A = +25^{\circ}C$ $V_{CC} = +5.0 \text{ V}$			54F		74F	
SYMBOL						to + 125°C 0 V ± 10%	$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW $J_n$ or $K_n$ to $\overline{CP}_n$	4.0 3.0					4.0 3.0		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $J_n$ or $K_n$ to $\overline{CP}_n$	0					0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	$\overline{\text{CP}}_{\text{n}}$ Pulse Width, HIGH or LOW	4.5 4.5					4.5 4.5		ns
t <sub>w</sub> (L)	SDn Pulse Width LOW	4.5					4.5		ns
t <sub>rec</sub>	Recovery Time $\overline{S}_{Dn}$ to $\overline{CP}$	4.0					5.0		ns



4




# **Advance Information**

# DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP (WITH COMMON CLOCKS AND CLEARS)

**DESCRIPTION** — MC54F/74F114 contains two high-speed JK flipflops with common clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on  $\overline{S}_D$  or  $\overline{C}_D$  prevents clocking and forces Q or  $\overline{Q}$  HIGH, respectively. Simultaneous LOW signals on  $\overline{S}_D$  and  $\overline{C}_D$  force both Q and  $\overline{Q}$  HIGH.

### LOGIC DIAGRAM (one half shown)



# TRUTH TABLE

INPUTS	OUTPUT
æ t <sub>n</sub>	(// t <sub>n + 1</sub>
JK	Q
L L	$Q_n$
LH	L
H L	Н
нн	$\overline{\mathbf{Q}}_{n}$

# Asynchronous Inputs:

LOW input to  $\overline{S}_D$  sets  $\Omega$  to HIGH level LOW input to  $\overline{C}_D$  sets  $\Omega$  to LOW level Clear and Set are independent of clock Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both  $\Omega$  and  $\overline{\Omega}$  HIGH


H = HIGH Voltage Level L = LOW Voltage Level

 $t_n$  = Bit time before clock pulse  $t_{n+1}$  = Bit time after clock pulse


# MC54F114 MC74F114

# DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

FAST™ SCHOTTKY TTL



# CONNECTION DIAGRAM



# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage*	54 74	4.50 4.75	5.0 5.0	5.50 5.25	V
ТД	Operating Ambient Temperature Range	54 74	- 55 0	25 25	125 70	∞
Іон	Output Current — High	54, 74			- 1.0	mA
<sup>I</sup> OL	Output Current — Low	54, 74			20	mA

<sup>\*74</sup>F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input I	HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input I	OW Voltage
VIK	Input Clamp Diode Voltage				- 1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
V	5		2.5	3.4		٧.	I <sub>OH</sub> = -1.0 mA	Mary Maini
VOH	Output HIGH Voltage	74	2.7	3.4		٧	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = MIN
VOL	Output LOW Voltage			0.35	0.5	٧	I <sub>OL</sub> = 20 mA V <sub>CC</sub> = MIN	
To a	Land HIGH Comment				20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
ΙΗ	Input HIGH Current				100	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V
	Input LOW Current							
lu.	(J and K Inputs)				- 0.6	mA	L. MAY V 25 V	
ll L	(CP Inputs)				- 2.4	mA	$V_{CC} = MAX, V_{IN} = 0.5 V$	
	(CD and SD Inputs)				- 3.0	mA		
los	Output Short Circuit Current (Note 2)		- 60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
lcc	Power Supply Current			12	19	mA	V <sub>CC</sub> = MAX, V <sub>CP</sub> = 0 V	

### NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
   Not more than one output should be shorted at a time, nor for more than 1 second.

# **AC CHARACTERISTICS**

	PARAMETER	54/74F TA = +25°C VCC = +5.0 V CL = 50 pF			54F T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		74F T <sub>A</sub> = 0 to +70°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		UNITS
SYMBOL									
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax	Maximum Clock Frequency	100	120						MHz
tPLH tPHL	Propagation Delay $\overline{CP}_n$ to $\overline{Q}_n$ or $\overline{Q}_n$	3.3 3.3	5.0 5.5	6.5 7.5			3.3 3.3	7.5 8.5	ns
tPLH tPHL	Propagation Delay $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $\overline{Q}_{n}$	2.0 2.0	4.5 4.5	6.5 6.5			2.0 2.0	7.5 7.5	ns

# AC OPERATING REQUIREMENTS

	PARAMETER	54/74F			54F		74F		
SYMBOL			$T_A = +25^{\circ}C$ $V_{CC} = +5.0 \text{ V}$			to + 125°C 0 V '± 10%	$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Set up Time, HIGH or LOW $J_n$ or $K_n$ to $\overline{CP}_n$	4.0 3.0					4.0 3.0		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW J <sub>n</sub> or K <sub>n</sub> to CP <sub>n</sub>	0					0 0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP <sub>n</sub> Pulse Width, HIGH or LOW	4.5 4.5					4.5 4.5		ns
t <sub>W</sub> (L)	C	4.5					4.5		ns
t <sub>rec</sub>	Recovery Time $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $\overline{CP}$	4.0					5.0		ns




Fig. 1



MC54F138 MC74F138

### 1-OF-8 DECODER/DEMULTIPLEXER


**DESCRIPTION** — The MC54F/74F138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three F138 devices or to a 1-of-32 decoder using four F138s and one inverter.

- O DEMULTIPLEXING CAPABILITY
- O MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- O ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- O INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

# LOGIC DIAGRAM E<sub>1</sub> E<sub>2</sub>E<sub>3</sub> V<sub>CC</sub> = Pin 16 A<sub>2</sub> A1 GND = Pin 8 2 (1) = Pin Numbers 12 14) $\overline{0}_4$ ō3 01 $\overline{o}_2$ <u>0</u>6

# 1-OF-8 DECODER/ DEMULTIPLEXER

FAST™ SCHOTTKY TTL





# CONNECTION DIAGRAM DIP (TOP VIEW)

1 🗆	Ao `	Vcc	16
2 □	Α1	$\overline{o}_0$	15
3 □	A <sub>2</sub>	Ō1	14
4 🗆	E <sub>1</sub>	$\bar{o}_2$	13
5 🗆	E2	Ōз	12
6 □	Eз	Ō4	11
7 🗆	Ō7	Ō5	10
8 🗆	GND	ō <sub>6</sub>	9
			•

J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54, 74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		UNITS	TECT C	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	1E31 CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltag		
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage		
VIK	Input Clamp Diode Voltag	e			-1.2	- V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	-18 mA	
.,	0	54, 74	2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V	
VOH	OH Output HIGH Voltage		2.7			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
1	Innut HICH Current				20	μА	V <sub>CC</sub> = MAX, V <sub>IN</sub>	j = 2.7 V	
lН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	j = 7.0 V	
IJĹ	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	ı = 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
Icc	Power Supply Current				20	mA	V <sub>CC</sub> = MAX		

### **AC CHARACTERISTICS**

			54/	74F	5	4F	7	4F	
		LEVELS	T <sub>A</sub> = -	T <sub>A</sub> = +25°C		C to +125°C	T <sub>A</sub> = 0°0		
SYMBOL	PARAMETER	OF	V <sub>CC</sub> = +5.0 V		V <sub>CC</sub> = 5.	0 V ±10%	V <sub>C</sub> C = 5.	UNITS	
		DELAY	CL=	50 pF	CL=	50 pF	C <sub>L</sub> =	50 pF	
			MIN	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay,		3.0	7.5	3.0	12	3.0	8.5	ns
tPHL	Address to Output	3	3.5	8.0	3.5	9.5	3.5	9.0	ns
tPLH	Enable to Output		3.5	7.0	3.5	11	3.5	8.0	ns
<sup>t</sup> PHL	E <sub>1</sub> or E <sub>2</sub>	2	3.0	7.0	3.0	8.0	3.0	7.5	ns
tPLH	Enable to Output	,	4.0	8.0	4.0	12.5	4.0	9.0	ns
tPHL	E3	3	3.5	7.5	3.5	8.5	3.5	8.5	ns

#### NOTES.

- 1 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type
- 2 Not more than one output should be shorted at a time, nor for more than 1 second.


**FUNCTIONAL DESCRIPTION** — The decoder accepts three binary weighted inputs (A<sub>0</sub>, A<sub>1</sub>, A<sub>2</sub>) and when enabled provides eight mutually exclusive active LOW outputs ( $\overline{O}_0$ – $\overline{O}_7$ ). The F138 features three Enable inputs, two active LOW ( $\overline{E}_1$ ,  $\overline{E}_2$ ) and one active HIGH (E<sub>3</sub>). All outputs will be HIGH unless  $\overline{E}_1$  and  $\overline{E}_2$  are LOW and E<sub>3</sub> is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four F138s and one inverter.

The F138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.


T	R	UΤ	Ή	T	Α	В	L	Ε


		INP	UTS						OUT	PUTS			
Εī	Ē <sub>2</sub>	E <sub>3</sub>	A <sub>0</sub>	Α1	A <sub>2</sub>	$\overline{o}_0$	ō₁	$\overline{o}_2$	$\overline{o}_3$	$\overline{o}_4$	$\bar{o}_5$	$\overline{o}_6$	$\overline{o}_7$
Н	X	×	×	×	×	н	н	н	н	н	н	н	Н
×	н	×	×	×	×	н	н	н	н	н	н	н	н
×	X	L	×	X	×	н	н	Н	Н	н	н	н	н
L	L	н	L	L	L	L	н	н	н	н	н	н	н
L	L	н	н	L	L	н	L	н	н	н	н	н	н
L	L	н	L	н	L	н	н	L	н	н	н	н	н
L	L	н	н	н	L	н	н	н	L	н	н	Н	н
L	L	н	L	L	н	н	н	н	н	L	н	н	н
L	L	н	н	L	н	н	н	н	н	н	L	н	н
L	L	н	L	н	н	н	н	н	н	н	н	L	н
L	L	н	н	н	н	н	н	н	н	н	н	н	L

- H = HIGH Voltage Level
- L = LOW Voltage Level
  X = Don't Care



### **AC TEST CIRCUIT**





# FAST AND LS TTL DATA


# MC54F139 MC74F139


DUAL 1-OF-4 DECODER
FAST™ SCHOTTKY TTL

### **DUAL 1-OF-4 DECODER**

**DESCRIPTION** — The MC54F/74F139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the F139 can be used as a function generator providing all four minterms of two variables.


- **6 MULTIFUNCTION CAPABILITY**
- **TWO COMPLETELY INDEPENDENT 1-0F-4 DECODERS**
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- NPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS





V<sub>CC</sub> ≈ Pin 16 GND = Pin 8

# CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic)

N Suffix — Case 648-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

4.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54, 74	4.5	5.0	5.5	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		LINITC	TEST CO	NUDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	t HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ıt LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	-18 mA	
.,	0	54, 74	2.5			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V	
VOH	Output HIGH Voltage	74	2.7			V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage	-		İ	0.5	V	1 <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
1	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V	
lΗ	Imput nigh current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V	
IIL	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
Icc	Power Supply Current				20	mA	V <sub>CC</sub> = MAX		

### AC CHARACTERISTICS:

SYMBOL PARAMETER		T <sub>A</sub> = -	74F +25°C +5.0 V 50 pF	T <sub>A</sub> = -55°( V <sub>CC</sub> = 5.	4F C to +125°C O V ±10% 50 pF	7 T <sub>A</sub> = 0°0 V <sub>CC</sub> = 5. C <sub>L</sub> =	UNITS	
		MIN	MAX	MIN	MAX	MIN	MAX	
tPLH Propagation I	Delay,	3.5	7.5	2.5	12.0	3.0	8.5	ns
tPHL Address to	Output	4.0	8.0	3.5	9.5	4.0	9.0	ns
tPLH 5-11-1-0		3.5	7.0	3.0	9.0	3.5	8.0	ns
tPHL Enable to Ou	tput	3.0	6.5	2.5	8.0	3.0	7.5	ns

#### NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

**FUNCTIONAL DESCRIPTION** — The F139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs (A<sub>0</sub>, A<sub>1</sub>) and provide four mutually exclusive active LOW outputs  $(\overline{O}_0-\overline{O}_3)$ . Each decoder has an active LOW Enable  $(\overline{E})$ . When  $\overline{E}$  is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application.

Each half of the F139 generates all four miniterms of two variables. These four miniterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.

TRUTH TABLE

	INPUTS			OUTPUTS					
Ē	A <sub>0</sub>	A <sub>1</sub>	ō₀	Ō <sub>1</sub>	o <sub>2</sub>	$\bar{o}_3$			
н	×	×	н	н	н	н			
L	L	L	L	н	н	н			
L	н	L	н	L	н	н			
L	L	н	н	н	L	н			
L	н	н	н	н	н	L			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care




Fig. a

# AC WAVEFORMS




Fig. 1




Fig. 2

# **AC TEST CIRCUIT**




Fig. 3




# **Advance Information**

# 8-LINE TO 3-LINE PRIORITY ENCODER

The MC54/74F148 provides three bits of binary coded output representing the position of the highest order active input, along with an output indicating the presence of any active input. It is easily expanded via input and output enables to provide priority encoding over many bits.

- Encodes Eight Data Lines in Priority
- Provides 3-Bit Binary Priority Code
- Input Enable Capability
- Signals When Data Present on Any Input
- Cascadable for Priority Encoding of n Bits




#### Logic Diagram


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54, 74	4.5	5	5.5	V
_	O and Addition To the B	54	- 55	25	125	°C .
TA	Operating Ambient Temperature Range	74	0	25	70	1
loн	Output Current — High	54, 74			-1	mA
lOL	Output Current — Low	54, 74			20	mA

# MC54F148 MC74F148





#### **FUNCTIONAL DESCRIPTION**

The 'F148 8-input priority encoder accepts data from eight active LOW inputs (Io-I<sub>2</sub>) and provides a binary representation on the three active LOW outputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input (EI) will force all outputs to the inactive (HIGH) state and allow new data to settle without producing erroneous

information at the outputs. A Group Signal output  $(\overline{GS})$  and Enable Output  $(\overline{EO})$  are provided along with the three priority data outputs  $(\overline{A}_2,\overline{A}_1,\overline{A}_0)$ .  $\overline{GS}$  is active LOW when any input is LOW: this indicates when any input is active.  $\overline{EO}$  is active LOW when all inputs are HIGH. Using the Enable Output along with the Enable Input allows cascading for priority encoding on any number of input signals. Both  $\overline{EO}$  and  $\overline{GS}$  are in the inactive HIGH state when the Enable Input is HIGH.

**TRUTH TABLE** 

				Inputs					Outputs				
ΕĪ	Ī <sub>0</sub>	Γ <sub>1</sub>	Ī2	Гз	Ī <sub>4</sub>	Ī <sub>5</sub>	Ī <sub>6</sub>	Γ7	GS	Ā <sub>0</sub>	Ā <sub>1</sub>	Ā <sub>2</sub>	EO
Н	Х	Х	Х	Х	Х	Х	Х	Х	Н	Н	Н	Н	Н
L	Н	Н	Н	H	н	Н	Н	Н	н	Н	Н	Н	L
L	x	X	X	Х	Х	Х	Х	L	L	L	L	L	Н
L	X	Х	Х	Х	Х	Х	L	Н	L	Н	L	L	Н
L	Х	Х	Х	X	Х	L	Н	Н	L	L	Н	L	Н
L	Х	Х	X	Х	L	Н	Н	Н	L	Н	Н	L	Н
L	X	Х	Х	L	Н	Н	Н	н	L	L	L	Н	Н
L	X	X	L	Н	Н	Н	Н	н	L	Н	L	Н	Н
L	<b>X</b> :	L	н	Н	Н	н	Н	н	L	L	Н	Н	н
L	L	Н	Н	Н	Н	Н	Н	н	L	Н	Н	Н	н

H = HIGH Voltage Level L = LOW Voltage Level


### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Combal	Danamatan			Limits		Units	T 0-		
Symbol	Parameter		Min	Тур	Max	Units	Test Conditions		
V <sub>IH</sub>	Input HIGH Voltage		2			٧	Guaranteed Inpu	t HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	٧	$I_{1N} = -18 \text{ mA}$	V <sub>CC</sub> = MIN	
V	Output HIGH Voltage	54, 74	2.5	3.4		٧	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> = 4.5 V	
VOH	Output high voltage		2.7	3.4		٧	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage			0.35	0.5	٧	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
1	Immus IIICII Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V	
lін	Input HIGH Current				100	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	1 = 7 V	
1	Γ <sub>0</sub> , ΕΙ				-0.6	mA	V MAY V	0.5.1	
liL	Ī <sub>1</sub> –Ī <sub>7</sub>				- 1.2	mA	$V_{CC} = MAX, V_{IN} = 0.5 V$		
los	Output Short Circuit Current	(Note 2)	-60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>O</sub>	UT = 0 V	
ICC	Power Supply Current			23	35	mA	V <sub>CC</sub> = MAX, V <sub>II</sub>	1 = 4.5 V	

NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

X = Immaterial

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.



16-Input Priority Encoder

AC CHARACTERISTICS

			54F/74F		5	4F	7	4F	
Symbol	Parameter	V	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5 V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF	
		Min	Тур	Max	Min	Max	Min	Max	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay	3.5 4	7 8	9 10.5	3.5 4	11 13	3.5 4	. 10 12	ns
tPLH tPHL	Propagation Delay	2.5 2	5 5.5	6.5 7.5	2.5 2	8.5 9.5	2.5 2	7.5 8.5	ns
tPLH tPHL	Propagation Delay	3 2	7 6	9	3 2	11 10	3 2	10 9	ns
t <sub>PLH</sub>	Propagation Delay El to An	3.5 3	6.5 6	8.5 8	3.5 3	10.5 10	3.5 3	9.5 9	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay El to GS	2.5 3	5 6	7 7.5	2.5 3	9 10	2.5 3	8 8.5	ns
tPLH tPHL	Propagation Delay El to EO	3 4.5	5.5 8	7 10.5	3 4.5	9 13	3 4.5	8 12	ns




### **8-INPUT MULTIPLEXER**

**DESCRIPTION** — The MC54F/74F151 is a high-speed 8-input digital multiplexer. It provides in one package, the ability to select one line of data from up to eight sources. The 'F151 can be used as a universal function generator to generate any logic function of four variables. Both asserted and negated outputs are provided.

The 'F151 is a logic implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs,  $S_0$ ,  $S_1$ ,  $S_2$ . The Enable input ( $\overline{E}$ ) is active LOW. The logic function provided at the output is:

$$\begin{array}{l} Z = \overline{E} \bullet (I_0 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + I_1 \bullet S_0 \bullet \overline{S}_1 \bullet \overline{S}_2 + \\ I_2 \bullet \overline{S}_0 \bullet S_1 \bullet \overline{S}_2 + I_3 \bullet S_0 \bullet S_1 \bullet \overline{S}_2 + \\ I_4 \bullet \overline{S}_0 \bullet \overline{S}_1 \bullet S_2 + I_5 \bullet S_0 \bullet \overline{S}_1 \bullet S_2 + \\ I_6 \bullet \overline{S}_0 \bullet S_1 \bullet S_2 + I_7 \bullet S_0 \bullet S_1 \bullet S_2) \end{array}$$



#### TRUTH TABLE

	INPL	JTS		OUT	PUTS
Ē	S <sub>2</sub>	s <sub>1</sub>	S <sub>0</sub>	Z	Z
HLLL	X L L	X L H	X L H L	H Ī <sub>0</sub> Ī <sub>1</sub> Ī <sub>2</sub>	L  0  1  2
		H L H H	H L H	Ī3 Ī4 Ī5 Ī6	3  4   <sub>5</sub>  6   <sub>7</sub>

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

# MC54F151 MC74F151

### **8-INPUT MULTIPLEXER**

FAST™ SCHOTTKY TTL



GND 8

12 l<sub>7</sub>

11 S<sub>0</sub>

10 S<sub>1</sub>

9 S2

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	v
TA	Operating Ambient Temperature Range	54 74	- 55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			- 1.0	mA
lOL	Output Current — Low	54, 74			20	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED			LIMITS		LINUTO	TECT CO.	NOTIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	1621 001	NDITIONS
V <sub>IH</sub>	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage	
V <sub>IL</sub>	Input LOW Voltage				0.8	V	Guaranteed Input I	LOW Voltage
V <sub>IK</sub>	Input Clamp Diode Voltage				- 1.2	٧	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
	54,74		2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50V
VOH	Output HIGH Voltage	74	2.7	3.4		V	$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
h	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
IH	input nigh current				100	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
Ιμ	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V
los	Output Short Circuit Current (Note 2)		-60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>OU</sub>	T = 0 V
lcc	Power Supply Current			13.5	21	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 4.5 V

### NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
   Not more than one output should be shorted at a time, nor for more than 1 second.

# **AC CHARACTERISTICS**

			54/74F		54	4F	7.	4F	
SYMBOL	PARAMETER	$T_A = +25^{\circ}C$ $V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$			$T_A = -55 \text{ to } + 125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$ $C_L = 50 \text{ pF}$				UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	Propagation Delay	4.0	6.2	8.0	3.5	10	3.5	9.0	ns
<sup>t</sup> PHL	S <sub>n</sub> to Z	3.2	5.6	6.1	3.0	8.0	3.2	7.0	
<sup>t</sup> PLH	Propagation Delay	4.5	9.9	13	3.0	17.5	4.0	15	ns
<sup>t</sup> PHL	S <sub>n</sub> to Z	4.5	7.1	9.0	4.0	11.5	4.0	10.5	
tPLH	Propagation Delay	3.0	4.8	6.1	2.5	7.5	2.5	7.0	ns
tPHL	E to Z	3.0	6.8	8.5	2.5	10.5	2.5	10	
<sup>t</sup> PLH	Propagation Delay	5.0	7.3	9.5	3.0	14.5	4.0	11	ns
<sup>t</sup> PHL	E to Z	3.5	5.4	7.0	3.0	9.5	3.5	8.0	
tPLH	Propagation Delay	2.5	4.3	5.7	2.5	7.5	2.5	6.5	ns
tPHL	I <sub>n</sub> to Z	1.5	2.9	4.0	1.5	6.0	1.5	5.0	
tPLH	Propagation Delay	3.0	7.6	9.5	2.5	11.5	2.5	11	ns
tPHL	I <sub>n</sub> to Z	3.0	5.2	6.5	3.0	8.0	3.0	7.5	




### **DUAL 4-INPUT MULTIPLEXER**

**DESCRIPTION** — The MC54F/74F153 is a high-speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (noninverted) form. In addition to multiplexer operation, the F153 can generate any two functions of three variables.

# MC54F153 MC74F153

DUAL 4-INPUT MULTIPLEXER FAST™ SCHOTTKY TTL

### **LOGIC DIAGRAM**



# CONNECTION DIAGRAM DIP (TOP VIEW) S<sub>1</sub> 3 ∏ l3a S<sub>0</sub> 14 l3b ☐ 13 l<sub>2a</sub> 5 11a <sup>1</sup>2b 12 6 11b 11 1<sub>0a</sub> 10ы □ 10 Zb 8 GND J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 74	4.5	5.0	5.5	v
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74	_	_	-1.0	mA
lOL	Output Current — Low	54, 74	_	_	20	mA

#### **FUNCTIONAL DESCRIPTION**

The F153 is a Dual 4-Input Multiplexer. It can select two bits of data from up to four sources under the control of the common Select Inputs  $(S_0, S_1)$ . The two 4-input multiplexer circuits have individual active LOW Enables  $(\overline{E}_a, \overline{E}_b)$  which can be used to strobe the outputs independently. When the Enables  $(\overline{E}_a, \overline{E}_b)$  are HIGH, the corresponding outputs  $(Z_a, Z_b)$  are forced LOW.

The F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below:

$$\begin{split} Z_{a} &= \overline{E}_{a} \cdot (I_{0a} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1a} \cdot \overline{S}_{1} \cdot S_{0} + I_{2a} \cdot S_{1} \cdot \overline{S}_{0} + I_{3a} \cdot S_{1} \cdot S_{0}) \\ Z_{b} &= \overline{E}_{b} \cdot (I_{0b} \cdot \overline{S}_{1} \cdot \overline{S}_{0} + I_{1b} \cdot \overline{S}_{1} \cdot S_{0} + I_{2b} \cdot S_{1} \cdot \overline{S}_{0} + I_{3b} \cdot S_{1} \cdot S_{0}) \end{split}$$

The F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

TRUTH TABLE

SELECT	INPUTS		INPUTS (a or b)						
s <sub>0</sub>	S <sub>1</sub>	Ē	10	l <sub>1</sub>	12	lз	Z		
Х	Х	Н	Х	Х	Х	Х	L		
L	L	L	L	X	Х	X	L		
L	L	L	Н	X	X	Χ	Н		
H	L	L	X	L	X	Χ	L		
H	L	L	X	Н	Х	Χ	Н		
L	Н	L	X	X	L	Χ	L		
L	н	L	X	X	Н	Χ	Н		
H	Н	L	X	X	Χ	L	L		
н	Н	L	X	Χ	Χ	Н	H		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

4

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				LIMITS	3				
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
V <sub>IH</sub>	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage		
V <sub>IL</sub>	Input LOW Voltage				0.8	٧	Guaranteed Input L	.OW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	٧	$I_{IN} = -18 \text{ mA}, V_{CO}$	= MIN	
V	54, 74		2.5			٧	$I_{OL} = -1.0 \text{ mA}$	$V_{CC} = 4.50 V$	
Voн	Output HIGH Voltage 74		2.7			V	$I_{OL} = -1.0 \text{ mA}$	$V_{CC} = .4.75 V$	
V <sub>OL</sub>	Output LOW Voltage				0.5	٧	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
l	Input HIGH Current				20	μΑ	$V_{IN} = 2.7 \text{ V}, V_{CC} = \text{MAX}$		
IIH	Input high current				0.1	mA	V <sub>IN</sub> = 7.0 V, V <sub>CC</sub> = MAX		
l <sub>IL</sub>	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V, V <sub>CC</sub> = MAX		
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V, V <sub>CC</sub> = MAX		
lcc	Power Supply Current				20	mA	V <sub>IN</sub> = GND, V <sub>CC</sub> =	= MAX	

NOTES:


For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

Not more than one output should be shorted at a time, nor for more than 1 second.


#### **AC CHARACTERISTICS**

SYMBOL	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		T <sub>A</sub> = -55°C V <sub>CC</sub> = 5.	4F C to +125°C 0 V ±10% 50 pF	74 T <sub>A</sub> = 0°C V <sub>CC</sub> = 5. C <sub>L</sub> =	UNITS		
		MIN	MAX	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	Propagation Delay	4.5	10.5	4.5	14	4.5	12	ns
<sup>t</sup> PHL	S <sub>n</sub> to Z <sub>n</sub>	3.5	9.0	3.5	11	3.5	10.5	
tPLH	Propagation Delay	4.5	9.0	4.5	11.5	4.5	10.5	ns
tPHL	E <sub>n</sub> to Z <sub>n</sub>	3.0	7.0	2.5	9.0	2.5	8.0	
<sup>t</sup> PLH	Propagation Delay	3.0	7.0	2.5	9.0	3.0	8.0	ns
<sup>t</sup> PHL	I <sub>n</sub> to Z <sub>n</sub>	3.0	6.5	2.5	8.0	2.5	7.5	

# AC TEST CIRCUIT



# PROPAGATION DELAY MEASUREMENTS



# NOTES:

- All input waveforms have the following characteristics:
   Low Level = 0 V
   High Level = 3.0 V
   Rise and Fall Times (10% to 90%) = 2.5 ns
- 2. All timing is measured at 1.5 V unless otherwise indicated.




# **QUAD 2-INPUT MULTIPLEXER**


**DESCRIPTION** — The MC54F/74F157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The 'F157 can also be used to generate any four of the 16 different functions to two variables.

# MC54F157 MC74F157

QUAD 2-INPUT MULTIPLEXER

FAST™ SCHOTTKY TTL






#### TRUTH TABLE

	INP	uts	OUTPUT	
Ē	S	lo	Z	
Н	Х	х	х	L
L	н	Х	L	L
L	н	х	н	н
L	L	L	х	L
L	L	Н	x	н

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
v <sub>CC</sub>	Supply Voltage	54, 74	4.50	5.0	5.50	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Іон	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIMBUL	PARAMETER		MIN	TYP	MAX	UNITS	IEST COP	NDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input	LOW Voltage
VIK	Input Clamp Diode Voltag	е			-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN,
	0	54, 74	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage 7		2.7	3.4		V	IOH = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage	- '.		0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
- Inc.	Input HIGH Current				20	μА	V <sub>IN</sub> = 2.7 V	VCC = MAX
lін	input nigh current				100	μΑ	V <sub>IN</sub> = 7.0 V	ACC - INIXX
IIL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
lcc	Power Supply Current			15	23	mA	All Inputs = 4.5 V	V <sub>CC</sub> = MAX

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

#### **AC CHARACTERISTICS**

	1		54/74F		5	4F	7	4F	
			T <sub>A</sub> = +25°	3	T <sub>A</sub> = -55	to +125°C	T <sub>A</sub> = 0	to +70°C	
SYMBOL	PARAMETER	V	CC = +5.0	V	V <sub>CC</sub> = 5	.0 V ±10%	VCC = 5.0	0 V ± 10%	UNITS
			C <sub>L</sub> = 50 pF			CL = 50 pF		C <sub>L</sub> = 50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	4.5	10.1	13	3.5	17	4.5	15	
<sup>t</sup> PHL	S to Z <sub>n</sub>	3.5	6.3	9.0	3.5	12.5	3.5	10.0	ns
tPLH	Propagation Delay	5.0	7.6	10	5.0	15	5.0	11.5	
<sup>t</sup> PHL	E to Z <sub>n</sub>	3.8	5.3	7.0	3.8	8.5	3.8	8.0	ns
tPLH	Propagation Delay	3.0	5.5	7.0	3.0	10	3.0	8.0	
tPHL	In to Zn	2.5	4.6	5.5	1.5	7.5	2.0	7.0	ns

**FUNCTIONAL DESCRIPTION** — The F157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input  $(\overline{E})$  is active LOW. When  $\overline{E}$  is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The F157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:


$$\begin{split} &Z_a = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \qquad Z_b = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S}) \\ &Z_c = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \qquad Z_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{split}$$

A common use of the F157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.



#### **QUAD 2-INPUT MULTIPLEXER**

**DESCRIPTION** — The MC54F/74F158 is a high-speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The 'F158 can also generate any four of the 16 different functions of two variables.



#### TRUTH TABLE

	INF	UTS	3	OUTPUTS
Ē	s	lo	ſ1	Ź
Н	х	х	Х	Н
L	L	L	Х	н
L	L	н	Х	L
L	н	x	L	н
L	н	Х	н	L

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial


# MC54F158 MC74F158

# QUAD 2-INPUT MULTIPLEXER

**FAST™** SCHOTTKY TTL



# CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54, 74	4.50	5.0	5.50	v
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STWIBOL	FANAIVIETEN		MIN	TYP	MAX	UNITS	IESI CO	SNOTTIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp	ut HIGH Voltage
VIL	Input LOW Voltage				0.8	٧	Guaranteed Inp	ut LOW Voltage
VIK	Input Clamp Diode Voltag	е			-1.2	٧	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN,
VoH	Output HIGH Voltage	54, 74	2.5	3.4		٧	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output High Voltage	74	2.7	3.4		٧	IOH = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	٧	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
ΊΗ	Input HIGH Current				20	μΑ	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX
'IH	Input mon current				100	μΑ	V <sub>IN</sub> = 7.0 V	ACC - INIWY
lլ <u>L</u>	Input LOW Current				-0.6	mΆ	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
Icc	Power Supply Current *			10	15	mA	V <sub>CC</sub> = MAX	

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

### **AC CHARACTERISTICS**

SYMBOL	PARAMETER	\ v	54/74F T <sub>A</sub> = +25° CC = +5.0 C <sub>L</sub> = 50 p	V	T <sub>A</sub> = -55 V <sub>CC</sub> = 5.	4F to +125°C O V ±10% 50 pF	T <sub>A</sub> = 0 t V <sub>CC</sub> = 5.0	4F to +70°C ) V ± 10% 50 pF	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay S to Z	4.0 4.0	6.4 6.9	8.5 9.0	4.0 4.0	10.5 10.5	4.0 4.0	9.5 10.5	ns
tPLH tPHL	Propagation Delay E to Zn	3.5 3.5	6.2 6.4	8.0 8.5	3.5 3.5	9.5 9.5	3.5 3.5	9.0 9.5	ns
tPLH tPHL	Propagation Delay	3.0 1.5	4.4 3.3	5.9 4.5	2.5 1.5	8.5 6.0	3.0 1.5	7.0 5.5	ns

<sup>\*</sup>I<sub>CC</sub> measured with outputs open and 4.5 V applied to all limits.

FUNCTIONAL DESCRIPTION — The F158 quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input ( $\bar{E}$ ) is active LOW. When  $\bar{E}$  is HIGH, all of the outputs ( $\bar{Z}$ ) are forced HIGH regardless of all other inputs. The F158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.


A common use of the F158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The F158 can generate four functions of two variables with one variable n common. This is useful for implementing gating functions.



#### SYNCHRONOUS PRESETTABLE BCD DECADE COUNTER

The MC54/74F160A and MC54/74F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC54/74F160A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC54/74F162A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. The MC54/74F160A and MC54/74F162A are high-speed versions of the MC54/74F160 and MC54/74F162.


- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Rate of 120 MHz




Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Logic Diagram

# MC54F160A MC74F160A MC54F162A MC74F162A





# 4

#### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	54, 74	4.5	5	5.5	V
<b>T</b>	O	54	- 55	25	125	- °C
TA	Operating Ambient Temperature Range	74	0	25	70	
ЮН	Output Current — High	54, 74			- 1	mA
<sup>I</sup> OL	Output Current — Low	54, 74			20	mA

#### **Functional Description**

The MC54/74F160A and MC54/74F162A count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flipflops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the MC54/74F160A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (MC54/74F160A), synchronous reset (MC54/74F162A), parallel load, count-up and hold. Five control inputs -Master Reset (MR, MC54/74F160A), Synchronous Reset (SR. MC54/74F162A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and

asynchronously forces all outputs LOW. A LOW signal on  $\overline{SR}$  overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{PE}$  overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{PE}$  and  $\overline{MR}$  (MC54/74F160A) or  $\overline{SR}$  (MC54/74F162A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.


The MC54/74F160A and MC54/74F162A use D-type edge triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

# TRUTH TABLE

PE	CET	CEP	Action on the Rising Clock Edge ( )
Х	Х	X	Reset (Clear)
L	X	X	Load $(P_n \rightarrow Q_n)$
Н	Н	Н	Count (Increment)
Н	L	X	No Change (Hold)
н	X	Ł	No Change (Hold)
	X L H	X X L X H H	X X X X L X X H H H H

\*For MC54/74F162A only H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

#### State Diagram



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0	D			Limits		11-14-	T 0	
Symbol	Parameter	,	Min	Тур	Max	Units	lest C	onditions
V <sub>IH</sub>	Input HIGH Voltage		2			v	Guaranteed Input All Inputs	HIGH Voltage for
VIL	Input LOW Voltage				0.8	v	V Guaranteed Input LOW Voltage	
V <sub>IK</sub>	Input Clamp Diode Voltage				- 1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	– 18 mA
V	Outrus IIICII Valtana	54	2.5	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> :	= MAX,
VOH	Output HIGH Voltage	74	2.7	3.3		V	VIN = VIH or VIL I	oer Truth Table
		54,74		0.30	0.5	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 20 mA V <sub>IN</sub> = V <sub>IL</sub> or per Truth Ta	
liн	Input HIGH Current MR, Data, CEP, Clock PE, CET, SR				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
	MR, Data, CEP, Clock PE, CET				0.1 0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7 V
ΊL	Input LOW Current MR, Data, CEP, Clock PE, CET, SR				- 0.6 - 1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V
los	Short Circuit Current		- 60		- 150	mA	VCC = MAX, VOL	T = 0 V
lcc	Power Supply Current Total, Output HIGH Total, Output LOW			37	55	mA	VCC = MAX	

NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the MC54/74F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the MC54/74F160A and MC54/74F162A dec-

ade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.


Logic Equations: Count Enable =  $CEP \cdot CET \cdot \overline{PE}$  $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$ 

AC CHARACTERISTICS See Page 5 for waveforms and load configurations

Symbol	Parameter	TA =	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5 V C <sub>L</sub> = 50 pF		54F C to +125°C 5 V ±10% 50 pF	74F T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5 V ±10% C <sub>L</sub> = 50 pF		Units
		Min	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Count Frequency	100		75		90 .		MHz
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Count CP to Q <sub>n</sub> (PE Input HIGH)	3.5 3.5	7.5 10	3.5 3.5	9 11.5	3.5 3.5	8.5 11	
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub> (PE Input LOW)	3.5 4	8.5 8.5	4 4	10 10	3.5 4	9.5 9.5	ns
tPLH tPHL	Propagation Delay CP to TC	5 4.5	14 14	5 5	16.5 15	5 4.5	15 15	ns
tPLH tPHL	Propagation Delay CET to TC	2.5 2.5	7.5 7.5	2.5 2.5	9	2.5 2.5	8.5 8.5	ns
<sup>t</sup> PHL	Propagation Delay MR to Qn (MC54/74F160A)	5.5	12	5.5	14	5.5	13	ns
<sup>t</sup> PHL	Propagation Delay MR to TC (MC54/74F160A)	4.5	10.5	4.5	12.5	4.5	11.5	ns

# AC OPERATING REQUIREMENTS: See Page 5 for waveforms

Symbol	Parameter	T <sub>A</sub> =	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5 V C <sub>L</sub> = 50 pF		54F T <sub>A</sub> = -55°C to +125°C V <sub>CC</sub> = 5 V ±10% C <sub>L</sub> = 50 pF		74F T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5 V ±10% C <sub>L</sub> = 50 pF	
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW P <sub>n</sub> to CP	5 5		5.5 5.5		5 5		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW P <sub>n</sub> to CP	2 2		2.5 2.5		2 2		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW PE or SR to CP	11 8.5		13.5 10.5		11.5 9.5		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW PE or SR to CP	2 0		2 0		2 0		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW CEP or CET to CP	11 5		13 6		11.5 5		
t <sub>h</sub> (H) t <sub>H</sub> (L)	Hold Time, HIGH or LOW CEP or CET to CP	0		0		0		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock Pulse Width (Load) HIGH or LOW	5 5		5 5		5 5		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock Pulse Width (Count) HIGH or LOW	4 6		5 8		4 7		ns
t <sub>W</sub> (L)	MR Pulse Width, LOW (MC54/74F160A)	5		5		5		ns
t <sub>rec</sub>	Recovery Time MR to CP (MC54/74F160A)	6		6		6		



\*INCLUDES JIG AND PROBE CAPACITANCE

Figure 1. Test Load




Figure 3. Waveform for Non-Inverting Functions




Figure 4. Setup and Hold Times, Rising-edge Clock




Figure 2. Propagation Delays from Rising-edge Clock or Enable





Figure 5. Asychronous Set, Reset, Parallel Load or Clear, Active Rising-edge Clock or Active-LOW Enable



# SYNCHRONOUS PRESETTABLE BINARY COUNTER

The MC54/74F161A and MC54/74F163A are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The MC54/74F161A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The MC54/74F163A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. The MC54/74F161A and MC54/74F163A are high-speed versions of the MC54/74F161 and MC54/74F163.


- Synchronous Counting and Loading
- High-Speed Synchronous Expansion
- Typical Count Frequency of 120 MHz




Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### Logic Diagram

# MC54F161A MC74F161A MC54F163A MC74F163A





#### GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	54, 74	4.5	5	5.5	٧
-	Oti Atit T B	54	- 55	25	125	°C
TA	Operating Ambient Temperature Range	74	0	25	70	٠٠
ЮН	Output Current — High	54, 74			-1	mA
lOL	Output Current — Low	54, 74			20	mA

#### **Functional Description**

The MC54/74F161A and MC54/74F163A count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the MC54/74F161A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (MC54/ 74F161A), synchronous reset (MC54/74F163A), parallel load, count-up and hold. Five control inputs - Master Reset (MR, MC54/74F161A), Synchronous Reset (SR, MC54/74F163A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on  $\overline{SR}$  overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{PE}$  overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{PE}$  and  $\overline{MR}$  (MC54/74F161A) or  $\overline{SR}$  (MC54/74F163A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal-en either CEP or CET inhibits counting.


The MC54/74F161A and MC54/74F163A use D-type edge triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

#### **TRUTH TABLE**

*SR	PE	CET	CEP	Action on the Rising Clock Edge (」)
L	X	Х	Х	Reset (Clear)
Н	L	X	Х	Load $(P_n \rightarrow Q_n)$
H	Н	Н	н	Count (Increment)
Н	н	L	X	No Change (Hold)
Н	н	X	L	No Change (Hold)

\*For MC54/74F163A only H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

# State Diagram



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				Limits					
Symbol	Parameter		Min	Тур	Max	Units	lest C	onditions	
V <sub>IH</sub>	Input HIGH Voltage		2			v	Guaranteed Input All Inputs	HIGH Voltage for	
V <sub>IL</sub>	Input LOW Voltage				0.8	v	Guaranteed Input LOW Voltage for All Inputs		
VIK	Input Clamp Diode Voltag	e			- 1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
V	Output UICH Valtage	54	2.5	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> :	= MAX,	
Vон	Output HIGH Voltage	74	2.7	3.3		V	VIN = VIH or VIL I		
		54,74		0.30	0.5	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	l <sub>OL</sub> = 20 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
ин	Input HIGH Current Data, CEP, Clock PE, CET, SR				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V	
	Data, CEP, Clock PE, CET, SR				0.1 0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7 V	
I <sub>IL</sub>	Input LOW Current Data, CEP, Clock PE, CET, SR				-0.6 -1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V	
los	Short Circuit Current		- 60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>OU</sub>	T = 0 V	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW			37	55	mA	V <sub>CC</sub> = MAX		

NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

Not more than one output should be shorted at a time, nor for more than 1 second.

The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended

for use as a clock or asynchronous reset for flip-flops, counters or registers.

Logic Equations: Count Enable =  $CEP \cdot CET \cdot \overline{PE}$  $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$ 


# AC CHARACTERISTICS See Page 5 for waveforms and load configurations

Symbol	Parameter	T <sub>A</sub> =	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5 V C <sub>L</sub> = 50 pF		54F C to +125°C 5 V ±10% 50 pF	74 T <sub>A</sub> = 0° V <sub>CC</sub> = 5 C <sub>L</sub> =	Units	
		Min	Max	Min	Max	Min	Max	
f <sub>max</sub>	Maximum Count Frequency	100		75		90		MHz
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub> (PE Input HIGH)	3.5 3.5	7.5 10	3.5 3.5	9 11.5	3.5 3.5	8.5 11	
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub> (PE Input LOW)	3.5 4	8.5 8.5	4 4	10 10	3.5 4	9.5 9.5	ns
tPLH tPHL	Propagation Delay CP to TC	5 4.5	14 14	5 5	16.5 15	5 4.5	15 15	ns
tPLH tPHL	Propagation Delay CET to TC	2.5 2.5	7.5 7.5	2.5 2.5	9 9	2.5 2.5	8.5 8.5	ns
tPHL	Propagation Delay MR to Q <sub>n</sub> (MC54/74F161A)	5.5	12	5.5	14	5.5	13	ns
tPHL	Propagation Delay MR to TC	4.5	10.5	4.5	12.5	4.5	11.5	ns

# AC OPERATING REQUIREMENTS: See Page 5 for waveforms

Symbol	Parameter	T <sub>A</sub> =	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5 V C <sub>L</sub> = 50 pF		4F C to +125°C V ±10% 50 pF	74F T <sub>A</sub> = 0°C to 70°C V <sub>CC</sub> = 5 V ±10% C <sub>L</sub> = 50 pF		Units
		Min	Max	Min	Max	Min	Max	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW P <sub>n</sub> to CP	5 5		5.5 5.5		5 5		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW P <sub>n</sub> to CP	2 2		2.5 2.5		2 2		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW PE or SR to CP	11 8.5		13.5 10.5		11.5 9.5		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW PE or SR to CP	2 0		2		2		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW CEP or CET to CP	11 5		13 6		11.5 5		
t <sub>h</sub> (H) t <sub>H</sub> (L)	Hold Time, HIGH or LOW CEP or CET to CP	0		0		0	-	ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock Pulse Width (Load) HIGH or LOW	5 . 5		5 5		5 5		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	Clock Pulse Width (Count) HIGH or LOW	4 6		5 8		4 7		ns
t <sub>W</sub> (L)	MR Pulse Width, LOW (MC54/74F161A)	5		5		5		ns
t <sub>rec</sub>	Recovery Time MR to CP (MC54/74F161A)	6		6		6		





\*INCLUDES JIG AND PROBE CAPACITANCE

Figure 1. Test Load




Figure 3. Waveform for Non-Inverting Functions




Figure 4. Setup and Hold Times, Rising-edge Clock




Figure 2. Propagation Delays from Rising-edge Clock or Enable




Figure 5. Asychronous Set, Reset, Parallel Load or Clear, Active Rising-edge Clock or Active-LOW Enable



#### HEX D FLIP-FLOP WITH MASTER RESET

**DESCRIPTION** — The MC54F/74F174 is a high-speed hex D flipflop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

The 'F174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset ( $\overline{\text{MR}}$ ) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset ( $\overline{\text{MR}}$ ) will force all outputs LOW independent of Clock or Data inputs. The 'F174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET

#### TRUTH TABLE


INPUTS	OUTPUTS
@ t <sub>n</sub> , MR = H	@ t <sub>n + 1</sub>
D <sub>n</sub>	Qn
Н	Н
L	L


 $t_{\Pi}=$  Bit time before clock pulse  $t_{\Pi+1}=$  Bit time after clock pulse H= HIGH Voltage Level L= LOW Voltage Level

# MC54F174 MC74F174

# HEX D FLIP-FLOP WITH MASTER RESET

FAST™ SCHOTTKY TTL






CONNECTION DIAGRAM



### LOGIC DIAGRAM



**GUARANTEED OPERATING RANGES** 

SYMBOL	PARAMFTER		MIN	TYP	MAX	UNIT
v <sub>cc</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	v
TA	Operating Ambient Temperature Range	54 74	- 55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			- 1.0	mA
lOL	Output Current — Low	54, 74			20	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS		UNITS	TEST CO	NDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	1551 CO	NDITIONS
$v_{IH}$	Input HIGH Voltage		2.0			V -	Guaranteed Input	HIGH Voltage
V <sub>IL</sub>	Input LOW Voltage				0.8	V	Guaranteed Input	LOW Voltage
$V_{IK}$	Input Clamp Diode Voltage				- 1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	- 18 mA
.,	0	54, 74	2.5			V	$I_{OL} = -1.0 \text{ mA}$	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7			V	$I_{OL} \approx -1.0 \text{ mA}$	$V_{CC} = 4.75 V$
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
	L				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
liH	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V
I <sub>IL</sub>	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.5 V
los	Output Short Circuit Current (Note 2)		- 60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
Icc	Power Supply Current			30	45	mA	V <sub>CC</sub> = MAX, D <sub>n</sub> = CP =	$= \overline{MR} = 4.5 \text{ V},$

# NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# **AC CHARACTERISTICS**

	PARAMETER		$54/74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0 V$ $C_L = 50 pF$			54F  TA = -55 to +125°C  VCC = 5.0 V ±10%  CL = 50 pF		74F	
SYMBOL		Vc						to +70°C 0 V ±10% 50 pF	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	ı
f <sub>max</sub>	Maximum Clock Frequency	100	140		80		80		MHz
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub>	3.5 4.5	5.5 7.0	8.0 10	3.5 4.5	10.0 12.0	3.5 4.5	9.0 11.0	ns
<sup>t</sup> PHL	Propagation Delay MR to On	5.0	10	14	5.0	16.0	5.0	15.0	ns

# AC OPERATING REQUIREMENTS

			54/74F			54F		74F	
SYMBOL	PARAMETER		$A = +25^{\circ}$ $C = +5.0^{\circ}$		$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$		$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW D <sub>n</sub> to CP	4.0 4.0			4.0 4.0		4.0 4.0		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	0			1.0 1.0		0 0		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	CP Pulse Width, HIGH or LOW	4.0 6.0			4.0 6.0		4.0 6.0		ns
t <sub>W</sub> (L)	MR Pulse Width LOW	5.0			5.0		5.0		ns
trec	Recovery Time MR to CP	5.0			5.0		5.0		ns

# AC TEST CIRCUIT




Fig. 1



#### QUAD D FLIP-FLOP

**DESCRIPTION** — The MC54F/74F175 is a high-speed quad D flipflop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs when LOW.

- **©** EDGE-TRIGGERED D-TYPE INPUTS
- **⊗** BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET
- **TRUE AND COMPLEMENT OUTPUT**

FUNCTIONAL DESCRIPTION — The F175 consists of four edge-triggered D flip-flops with individual D inputs and Q and Q outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and Q outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs. The F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

**TRUTH TABLE** 


INPUTS	OUTPUTS			
@ t <sub>n</sub> , MR = H	@ t <sub>n + 1</sub>			
D <sub>n</sub> ′	Qn	Qَ		
L	L	Н		
н	Н	L		

 $t_{\Pi}$  = Bit time before clock positive-going transition  $t_{\Pi+\Pi}$  = Bit time after clock positive-going transition H = HIGH Voltage Level

L = LOW Voltage Level


# MC54F175 MC74F175

QUAD D FLIP-FLOP FAST™ SCHOTTKY TTL




V<sub>CC</sub> = Pin 16 GND = Pin 8

#### CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

# LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$v_{CC}$	Supply Voltage	54, 74	4.50	"5.0 <sup>1</sup> -	- 5.50	>
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETER			LIMITS		LINUTC	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	IESI COI	NDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	t HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input	LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
.,		54, 74	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
Vон	Output HIGH Voltage	74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage	1		0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
l	Input HIGH Current				20	μА	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX
ΙН	input nigh current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
ΊL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
Icc	Power Supply Current			22.5	34	mA	D <sub>n</sub> = MR = 4.5 V CP =	V <sub>CC</sub> = Max

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.



# AC CHARACTERISTICS

			54/74F		5	54F		4F	
			Γ <sub>A</sub> = +25°	С	T <sub>A</sub> = -55	to +125°C	T <sub>A</sub> = 0 t		
SYMBOL	PARAMETER	v	CC = +5.0	V	VCC = 5.	0 V ±10%	V <sub>CC</sub> = 5.0 V ± 10%		UNITS
			C <sub>L</sub> = 50 p	F	CL=	50 pF	C <sub>L</sub> = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Clock Frequency	100	140		100		100		MHz
tPLH	Propagation Delay	3.5	5.0	6.5	3.5	8.5	3.5	7.5	
tPHL	CP to $Q_n$ or $\overline{Q}_n$	4.0	6.5	8.5	4.0	10.5	4.0	9.5	ns
tPHL	Propagation Delay MR to Qn	4.5	9.0	11.5	4.5	15	4.5	13	ns
tPLH	Propagation Delay MR to Qn	4.0	6.5	8.5	4.0	10	4.0	9.0	ns

# AC OPERATING REQUIREMENTS

			54/74F		54F T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10%		74F T <sub>A</sub> = 0 to +70°C V <sub>CC</sub> = 5.0 V ± 10%		UNITS
SYMBOL	PARAMETER		T <sub>A</sub> = +25° 'CC = +5.0						
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW Dn to CP	3.0 3.0			3.0 3.0		3.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	1.0 1.0			1.0 1.0		1.0 1.0		113
t <sub>W</sub> (H)	CP Pulse Width, HIGH or LOW	4.0 5.0			4.0 5.0		4.0 5.0		ns
t <sub>W</sub> (L)	MR Pulse Width LOW	5.0			5.0		5.0		ns
t <sub>rec</sub>	Recovery Time MR to CP	5.0			5.0		5.0		ns



# MC54F181 MC74F181

# **Advance Information**


### **4-BIT ARITHMETIC LOGIC UNIT**

 $\begin{tabular}{ll} \textbf{DESCRIPTION} - The MC54F/74F181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power. \\ \end{tabular}$ 

- O PROVIDES 16 ARITHMETIC OPERATIONS ADD, SUBTRACT, COMPARE, DOUBLE, PLUS TWELVE OTHER ARITHMETIC OPERATIONS
- O PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES EXCLUSIVE-OR, COMPARE, AND, NAND, OR, NOR, PLUS TEN OTHER LOGIC OPERATIONS
- O FULL LOOKAHEAD FOR HIGH-SPEED ARITHMETIC OPERA-TION ON LONG WORDS
- O 600 OR 300 MIL WIDE DIP PACKAGES

# 4-BIT ARITHMETIC LOGIC UNIT

FAST™ SCHOTTKY TTL





#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	V	
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125	°c	
ІОН	Output Current — High	54, 74	0	25	-1.0	mA	
Voн	Output Voltage — High A = B output	54, 74			5.5	٧	
loL	Output Current — Low	54, 74			20	mA	


# LOGIC SYMBOLS

### **ACTIVE-HIGH OPERANDS**





### LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/14001	PARAMETER			LIMITS			LINITO	TEGT COMPLETIONS		
SYMBOL				MIN	TYP	MAX	UNITS	TEST CO	ONDITIONS	
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage				
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage				
VIK	Input Clamp Diode Voltage					-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
ІОН	Output Current — HIGH					250	μА	V <sub>OH</sub> = 5.5 V	V <sub>CC</sub> = MIN, A=B	
Voн	Output HIGH Voltage 54, 74		2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V		
			2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V		
VOL	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN			
1	1					20	μА	V <sub>IN</sub> = 2.7 V V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX	
ΊΗ	Input HIGH Current			100	μΑ					
		M Input				-0.6	mA		V <sub>CC</sub> = MAX	
In	Input LOW Current	A and B Inputs				-1.8	mA	V <sub>IN</sub> = 0.5 V		
ΙΙL		S <sub>0</sub> _3 Inputs				-2.4	mA	VIIV - 0.5 V		
		C <sub>n</sub> Input				-3.0	mA			
los	Output Short Circuit Current (Note 2)			-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
Icc .	Power Supply Curre		43	65	mA	V <sub>CC</sub> = MAX				

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

FUNCTIONAL DESCRIPTION — The F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0–S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-HIGH or active—LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{\Pi}+4$  output, or for carry lookahead between packages using the signals  $\overline{P}$  (Carry Propagate) and  $\overline{G}$  (Carry Generate). In the Add mode,  $\overline{P}$  indicates that  $\overline{F}$  is 15 or more, while  $\overline{G}$  indicates that  $\overline{F}$  is 16 or more. In the Subtract mode,  $\overline{P}$  indicates that  $\overline{F}$  is zero or less, while  $\overline{G}$  indicates that  $\overline{F}$  is 18 set han zero.  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, it can be used in a simple Ripple Carry mode by connecting the Carry output (Cn+4) signal to the Carry input (Cn) of the next unit. For high-speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four F181 devices. Carry lookahead can be provided at various levels and offers high-speed capability over extremely long word lengths.

The A = B output from the device goes HIGH when all four  $\overline{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A = B output is open collector and can be wired-AND with other A = B outputs to give a comparison for more than four bits. The A = B signal can be used with the  $C_{n+4}$  signal to indicate A > B and A < B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-LOW inputs producing active-LOW outputs or with active-HIGH inputs producing active-HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.



# **AC CHARACTERISTICS**

		54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF				4F	7-			
						to +125°C	T <sub>A</sub> = 0 t			
SYMBOL	PARAMET				$V_{CC} = 5.0 V \pm 10\%$				UNITS	
					C <sub>L</sub> =	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		
	PATH	MODE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	C <sub>n</sub> to C <sub>n + 4</sub>		3.0 3.0	6.4 6.1	8.5 8.0	3.0 3.0	12 11.5	3.0 3.0	9.5 9.0	ns
tPLH tPHL	$\overline{A}$ or $\overline{B}$ to $C_{n+4}$	Sum	5.0 5.0	10 9.4	13 12	5.0 5.0	18 17	5.0 5.0	14 13	ns
tPLH tPHL	$\vec{A}$ or $\vec{B}$ to $C_{n+4}$	Dif	5.0 5.0	10.8 10	14 13	5.0 5.0	19.5 18	5.0 5.0	15 14	ns
tPLH tPHL	C <sub>n</sub> to F	Any	3.0 3.0	6.7 6.5	8.5 8.5	3.0 3.0	12 12	3.0 3.0	9.5 9.5	ns
tPLH tPHL	$\overline{A}$ or $\overline{B}$ to $\overline{G}$	Sum	3.0 3.0	5.7 5.8	7.5 7.5	3.0 3.0	10.5 10.5	3.0 3.0	8.5 8.5	ns
tPLH tPHL	$\overline{A}$ or $\overline{B}$ to $\overline{G}$	Dif	3.0 3.0	6.5 7.3	8.5 9.5	3.0 3.0	12 13.5	3.0 3.0	9.5 10.5	ns
tPLH tPHL	Ā or B to P	Sum	3.0 3.0	5.0 5.5	7.0 7.5	3.0 3.0	10 10.5	3.0 3.0	8.0 8.5	ns
tPLH tPHL	Ā or B to P	Dif	4.0 4.0	5.8 6.5	7.5 8.5	4.0 4.0	10.5 12	4.0 4.0	8.5 9.5	ns
tPLH tPHL	$\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$	Sum	3.0 3.0	7.0 7.2	9.0 10	3.0 3.0	12.5 14	3.0 3.0	10 10	ns
<sup>t</sup> PLH <sup>t</sup> PHL	$\overline{A}_i$ or $\overline{B}_i$ to $\overline{F}_i$	Dif	3.0 3.0	8.2 5.0	11 11	3.0 3.0	15.5 15.5	3.0 3.0	12 12	ns
tPLH tPHL	Any Ā or B to Any F	Sum	4.0 4.0	8.0 7.8	10.5 10	4.0 4.0	15.5 14	4.0 4.0	11.5 11	ns
tPLH tPHL	Any A or B to Any F	Dif	4.5 4.5	9.4 9.4	12 12	4.5 4.5	17 17	4.5 4.5	13 13	ns
tPLH tPHL	Ā or B̄ to F̄	Logic	4.0 4.0	6.0 6.0	9.0 10	4.0 4.0	12.5 14	4.0 4.0	10 11	ns
tPLH tPHL	$\overline{A}$ or $\overline{B}$ to $A = B$	Dif	11 7.0	18.5 9.8	27 12.5	11 7.0	35 17.5	11 7.0	29 13.5	ns

# **FUNCTION TABLE**

MODE SELECT INPUTS					/E-LOW OPERANDS & Fn OUTPUTS	ACTIVE-HIGH OPERANDS & Fn OUTPUTS			
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	So		ARITHMETIC** (M = L) (C <sub>n</sub> = L)		ARITHMETIC** (M = L) (Cn = H)		
L L L	L L L	L H H	L H L	Ā ĀB Ā + B Logic 1	A minus 1 AB minus 1 AB minus 1 minus 1	Ā A + B ĀB Logic 0	A A + B A + B minus 1		
L L L	н н н	L H H	L H L	A + B B A + B A + B	A plus $(A + \overline{B})$ AB plus $(A + \overline{B})$ A minus B minus 1 $A + \overline{B}$	ĀB B A⊕B AB	A plus AB  (A + B) plus AB  A minus B minus 1  AB minus 1		
TITI	L L L	L H H	L H L	ĀB A (+) B B A + B	A plus (A + B) A plus B AB plus (A + B) A + B	A + B A + B B AB	A plus AB A plus B $(A + \overline{B})$ plus AB AB minus 1		
ннн	H H H H	L H H	L H L	Logic 0 AB AB A	A plus A* AB plus A AB minus A A	Logic 1 A + B A + B A	A plus A* $(A + B) \text{ plus A}$ $(A + \overline{B}) \text{ plus A}$ A minus 1		



<sup>\*</sup>Each bit is shifted to the next more significant position. H = HIGH Voltage Level
\*\*Arithmetic operations expressed in 2s complement notation. L = LOW Voltage Level



### **CARRY LOOKAHEAD GENERATOR**

DESCRIPTION — The MC54F/74F182 is a high-speed carry lookahead generator. It is generally used with the F181, F381 or 29F01 4-bit arithmetic logic unit to provide high-speed lookahead over word lengths of more than founbits.

- PROVIDES LOOKAHEAD CARRIES ACROSS A GROUP OF FOUR ALUs
- MULTI-LEVEL LOOKAHEAD HIGH-SPEED ARITHMETIC OPERATION OVER LONG WORD LENGTHS

### **TRUTH TABLE**

			IN	IPUT	s					ου	TPUT	3	
Cn	Ğ₀	P <sub>0</sub>	Ğ₁	Þ١	Ğ2	P <sub>2</sub>	G₃	₱3	C <sub>n+x</sub>	C <sub>n+y</sub>	C <sub>n+z</sub>	G	P
X L X H	H L X	H X X L							LHH				
X X X X H	X H X L	X X X X L	HHLXX	H X X L L					i	LLHHH			
X X X X X X H	X H H X X L	X X X X X X L	X H H X L X	X H X X X L L	H H H L X X	H X X X L L L					L L L H H H		
	X X H X X L		X X H X X L X	X X X X X X L	X H H X L X	X H X X X L L	H H H L X X	H X X X L L				H	
		H X X X L		X H X L		X H X L		X X H L				•	H H H L

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial


### MC54F182 MC74F182

### CARRY LOOKAHEAD GENERATOR

FAST™ SCHOTTKY TTL




### CONNECTION DIAGRAM



J Suffix — Case 620-08

(Ceramic) N Suffix — Case 648-05

(Plastic)



### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$v_{CC}$	Supply Voltage	54, 74	4.50	5.0	5.50	v
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	Р	ARAMETER			LIMITS		UNITS	TEST CO	NDITIONS
				MIN	TYP	MAX			
VIH	Input HIGH V	oltage		2.0			V	Guaranteed Inpu	t HIGH Voltage
VIL	Input LOW V	oltage				0.8	V	Guaranteed Inpu	t LOW Voltage
VIK	Input Clamp	Diode Voltage				-1.2	٧	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
	0		54, 74	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH	Voltage	74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW	Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
1	I IIICU C					20	μΑ	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX
lіН	Input HIGH C	urrent				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
		C <sub>n</sub> Input				-1.2			
		P <sub>3</sub> Input				-2.4			
IIL	Input LOW	P <sub>2</sub> Input				-3.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
ЧL	Current	$\overline{G}_3, \overline{P}_0, \overline{P}_1$	nputs			-4.8	''''	VIN = 0.5 V	VCC - WAX
		$\overline{G}_0, \overline{G}_2$ Inpu	ıts			-8.4			
		G				-9.6			
los	Output Short Current (Note			-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
Іссн	Power Suppl (All Outputs	•			18.4	28	mA	$\overline{P}_3$ , $\overline{G}_3 = 4.5 \text{ V}$ All Other Inputs = GND	V <sub>CC</sub> = MAX
ICCL	Power Suppl (All Outputs	•			23.5	36	mA	GO, G1, G2 = 4.5 V All Other Inputs = GND	V <sub>CC</sub> = MAX

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

### **AC CHARACTERISTICS**


			54/74F			1F		4F	
SYMBOL	PARAMETER	v	Γ <sub>A</sub> = +25°0 CC = +5.0 C <sub>L</sub> = 50 pF	V	V <sub>CC</sub> = 5.0	to +125°C O V ±10% 50 pF	VCC = 5.	:o +70°C 0 V ± 10% 50 pF	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay $C_n$ to $C_{n+x}$ , $C_{n+y}$ , $C_{n+z}$	3.0 3.0	6.6 6.8	8.5 9.0	3.0 3.0	10.5 11	3.0 3.0	9.5 10	ns
tPLH tPHL	Propagation Delay $\overline{P}_0$ , $\overline{P}_1$ or $\overline{P}_2$ to $C_{n+x}$ , $C_{n+y}$ , $C_{n+z}$	2.5 1.5	6.2 3.7	8.0 5.0	2.5 1.5	10.7 6.5	2.5 1.5	9.0 6.0	ns
tPLH tPHL	Propagation Delay $\overline{G}_0$ , $\overline{G}_1$ or $\overline{G}_2$ to $C_{n+x}$ , $C_{n+y}$ , $C_{n+z}$	2.5 1.5	6.5 3.9	8.5 5.2	2.5 1.5	10.5 6.5	2.5 1.5	9.5 6.0	ns
tPLH tPHL	Propagation Delay P1, P2 or P3 to G	2.0 2.0	7.9 6.0	10 8.0	2.0 2.0	12.5 9.5	2.0 2.0	11 9.0	ns
tPLH tPHL	Propagation Delay Gn to G	2.0 1.5	8.3 5.7	10.5 7.5	2.0 1.5	12.5 9.5	2.0 1.5	11.5 8.5	ns
tPLH tPHL	Propagation Delay Pn to P	2.5 2.5	5.7 4.1	7.5 5.5	2.5 2.5	11 7.5	2.5 2.5	8.5 6.5	ns

FUNCTIONAL DESCRIPTION — The F182 carry lookahead generator accepts up to four pairs of active-LOW Carry Propagate  $(\overline{P}_0-\overline{P}_3)$  and Carry Generate  $(\overline{G}_0-\overline{G}_3)$  signals and an active-HIGH Carry input (Cn) and provides anticipated active-HIGH carries (Cn+x, Cn+y, Cn+y) across four groups of binary adders. The F182 also has active-LOW Carry Propagate (P) and Carry Generate (G) outputs which may be used for further levels of lookahead. The logic equations provided at the output are:

$$\begin{array}{ll} C_{n+x} = G_0 + P_0 C_n & \overline{G} = \underline{G_3 + P_3 G_2} + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 \\ C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n & P = \overline{P_3 P_2 P_1 P_0} \\ C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n & \end{array}$$

Also, the F182 can be used with binary ALUs in an active-LOW or active-HIGH input operand mode. The connections (Figure A) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last F181 or F381.

FIGURE A - 32-Bit ALU with Ripple Carry between 16-Bit Lookahead ALUs



\*\*ALUs may be either F181, F381 or 2901A.



### Advance Information

### UP/DOWN DECADE COUNTER (With Preset and Ripple Clock)

**DESCRIPTION** — The MC54F/74F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the F190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

● HIGH-SPEED — 110 MHz TYPICAL COUNT FREQUENCY

MODE SELECT TABLE

U/D CP

x x

5

MODE

Count Up

Count Down

Preset (Asyn.) No Change (Hold)

INPUTS

CE

LHX

- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- **© CASCADABLE**

### RC TRUTH TABLE

Γ		NPUT	OUTPUT	
[ ]	Œ	TC*	СР	RC
	L	Н	7	ъ
	н	X	X	Н
	X	L	Х	н

\*TC is generated internally

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial


### STATE DIAGRAM 0 1 2 3 4 11 10 9 8 COUNT UP COUNT DOWN

### MC54F190 MC74F190

UP/DOWN DECADE COUNTER (With Preset and Ripple Clock)

FAST™ SCHOTTKY TTL





# CP Ū/D PO CĒ P1 P2 P3 PĪ JCLOCKK PRESET CLEAR O CLEAR

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 74	4.50	5.0	5.50	v
т.	O	54	-55	25	125	
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ІОН	Output Current — High	54, 74			-1.0	mA
I <sub>OL</sub>	Output Current — Low	54, 74			20	mA

FUNCTIONAL DESCRIPTION — The F190 is a synchronous up/down BCD decade counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load ( $\overline{PL}$ ) input is LOW, information present on the Parallel Data inputs (PO-P3) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U/D}$  input signal, as indicated in the Mode Select Table.  $\overline{CE}$  and  $\overline{U/D}$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 9 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U}/D$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock ( $\overline{RC}$ ) output. The  $\overline{RC}$  output is normally HIGH. When  $\overline{CE}$  is LOW and TC is HIGH, the  $\overline{RC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters. For a discussion and illustrations of the various methods of implementing multistage counters, please see the F191 data sheet.

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0.4400.	B.B.L.ETER			LIMITS			7507.04	21121712112
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	IEST CO	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inp	ut LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	٧	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
1/		54, 74	2.5	3.4		٧	IOH = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7	3.4		٧	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	٧	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
l	Innua UICH Command				20	μΑ	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX
ΊΗ	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
IIL	Input LOW Current Other Inputs				-0.6			
	CE Input				-1.8	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
lcc	Power Supply Current			38	55	mA	V <sub>CC</sub> = MAX	

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

### AC CHARACTERISTICS

			54/74F		5-	4F	74	lF.	
SYMBOL	PARAMETER	V	T <sub>A</sub> = +25°( CC = +5.0 C <sub>I</sub> = 50 pF	V	V <sub>CC</sub> = 5.	to +125°C .0 V ±10% 50 pF	V <sub>CC</sub> = 5.0		UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Count Frequency	80	110		80		80		MHz
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub>	3.0 3.0	5.5 6.5	9.0 10	3.0 3.0	12.5 14	3.0 3.0	10 11	ns
tPLH tPHL	Propagation Delay CP to TC	8.0 5.0	12.5 9.5	16 13	8.0 5.0	22.5 18	8.0 5.0	17 14	ns
tPLH tPHL	Propagation Delay CP to RC	4.0 3.0	7.0 5.0	9.5 8.0	4.0 3.0	13.5 11	4.0 3.0	10.5 9.0	ns
tPLH tPHL	Propagation Delay CE to RC	3.0 3.0	4.6 4.5	7.0 7.0	3.0 3.0	10 10	3.0 3.0	8.0 8.0	ns
tPLH tPHL	Propagation Delay U/D to RC	7.0 5.0	11 9.0	18 12	7.0 5.0	25.5 17	7.0 5.0	19 13	ns
tPLH tPHL	Propagation Delay U/D to TC	3.0 3.0	6.0 6.5	11 11	3.0 3.0	15.5 15.5	3.0 3.0	12 12	ns
tPLH tPHL	Propagation Delay P <sub>n</sub> to Q <sub>n</sub>	3.0 8.0	4.6 13.4	7.0 17	3.0 8.0	10 24	3.0 8.0	8.0 18	ns
tPLH tPHL	Propagation Delay PL to Qn	3.0 4.0	6.7 7.2	11 15	3.0 4.0	15.5 21	3.0 4.0	12 16	ns

### AC OPERATING REQUIREMENTS

			54/74F		5	4F	74	lF.	
SYMBOL	PARAMETER		T <sub>A</sub> = +25°		T <sub>A</sub> = -55	to +125°C	T <sub>A</sub> = 0 t	o +70°C	UNITS
01111002	174.540.2121	V	CC = +5.0	V	V <sub>CC</sub> = 5.	0 V ±10%	$V_{CC} = 5.0$	V ± 10%	0
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW	5.0 8.0			5.0 8.0		5.0 8.0		
		3.0		-	<del> </del>				ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW P <sub>n</sub> to PL	3.0			3.0 3.0		3.0 3.0		
t <sub>S</sub> (L)	Set up Time LOW CE to CP	10			10		10		ns
t <sub>h</sub> (L)	Hold Time LOW CE to CP	0			0		0		113
t <sub>W</sub> (L)	PL Pulse Width, LOW	6.0			6.0		6.0		ns
t <sub>W</sub> (L)	CP Pulse Width LOW	6.0			6.0		6.0		ns
t <sub>rec</sub>	Recovery Time PL to CP	7.0			7.0		7.0		ns



### **Advance Information**

### UP/DOWN BINARY COUNTER (With Preset and Ripple Clock)

**DESCRIPTION** — The MC54F/74F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

- HIGH-SPEED 110 MHz TYPICAL COUNT FREQUENCY
- **o** SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- CASCADABLE

FUNCTIONAL DESCRIPTION — The F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load  $(\overline{PL})$  input is LOW, information present on the Parallel Data inputs  $(P_0-P_3)$  is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{\text{CE}}$  input inhibits counting. When  $\overline{\text{CE}}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{\text{U}}/\text{D}$  input signal, as indicated in the Mode Select Table  $\overline{\text{CE}}$  and  $\overline{\text{U}}/\text{D}$  can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

### MODE SELECT TABLE

	INP	UTS		MODE
PL	CE	Ū/D	СР	522
Н	L	L	7	Count Up
н	L	н	5	Count Down
L	Х	Х	X	Preset (Asyn.)
н	Н	Х	Х	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

### MC54F191 MC74F191

UP/DOWN BINARY COUNTER (With Preset and Ripple Clock)


FAST<sup>TM</sup> SCHOTTKY TTL





V<sub>CC</sub> = Pin 16 GND = Pin 8

### CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

FAST AND LS TTL DATA

**RC TRUTH TABLE** 

CP

OUTPUT

RC

н

**INPUTS** 

L H H X

CE TC\*

х

Ģ,

### **FUNCTIONAL DESCRIPTION (continued)**


Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{U}/D$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock ( $\overline{RC}$ ) output. The  $\overline{RC}$  output is normally HIGH. When  $\overline{CE}$  is LOW and TC is HIGH, the  $\overline{RC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures A and B. In Figure A, each  $\overline{RC}$  output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse, as indicated in the  $\overline{RC}$  Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure B. All clock inputs are driven in parallel and the  $\overline{RC}$  outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the  $\overline{RC}$  output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure C avoids ripple delays and their associated restrictions. The  $\overline{\text{CE}}$  input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures A and B doesn't apply, because the TC output of a given stage is not affected by its own  $\overline{\text{CE}}$ .

### LOGIC DIAGRAM





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	v
TA	Operating Ambient Temperature Range	54	-55	25	125	°c
'A	Operating Ambient Temperature Hange	74	0	25	70	C
ЮН	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

FIGURE A - N-Stage Counter Using Ripple Clock




FIGURE B — Synchronous N-Stage Counter Using Ripple Carry/Borrow





FIGURE C — Synchronous N-Stage Counter with Parallel Gated Carry/Borrow



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0.44001	242445752	-		LIMITS				
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CO	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpo	ut HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Volt	
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
	0	54, 74	2.5	3.4		٧	IOH = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
l	Input HIGH Current				20	μΑ	V <sub>IN</sub> = 2.7 V	Vcc = MAX
ΊΗ	input nigh current				100	μΑ	V <sub>IN</sub> = 7.0 V	ACC = INIXX
ΊL	Input LOW Current Other Inputs				-0.6		V 0.5.V	\/ NAA\/
	CE Input				-1.8	mA	VIN = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
lcc	Power Supply Current			38	55	mA	V <sub>CC</sub> = MAX	

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

### AC CHARACTERISTICS

			54/74F			4F		1F	
			T <sub>A</sub> = +25°0			to +125°C		o +70°C	
SYMBOL	PARAMETER .	V	CC = +5.0	V		0 V ±10%		V ± 10%	UNITS
		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		CL = 50 pF			
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Count Frequency	80	110		80		80		MHz
tPLH	Propagation Delay	3.0	5.5	9.0	3.0	12.5	3.0	10	
tPHL	CP to Q <sub>n</sub>	3.0	6.5	10	3.0	14	3.0	11	ns
tPLH	Propagation Delay	8.0	12.5	16	8.0	22.5	8.0	17	
tPHL	CP to TC	5.0	9.5	13	5.0	18	5.0	14	ns
tPLH	Propagation Delay	4.0	7.0	9.5	4.0	13.5	4.0	10.5	
tPHL	CP to RC	3.0	5.0	8.0	3.0	11	3.0	9.0	ns
tPLH	Propagation Delay	3.0	4.6	7.0	3.0	10	3.0	8.0	
<sup>t</sup> PHL	CE to RC	3.0	4.5	7.0	3.0	10	3.0	8.0	ns
tPLH	Propagation Delay	7.0	11	18	7.0	25.5	7.0	19	
tPHL	Ū∕D to RC	5.0	9.0	12	5.0	17	5.0	13	ns
tPLH	Propagation Delay	3.0	6.0	11	3.0	15.5	3.0	12	
tPHL	Ū∕D to TC	3.0	6.5	11	3.0	15.5	3.0	12	ns
tPLH	Propagation Delay	3.0	4.6	7.0	3.0	10	3.0	8.0	
tPHL	P <sub>n</sub> to Q <sub>n</sub>	8.0	13.4	17	8.0	24	8.0	18	ns
tPLH	Propagation Delay	3.0	6.7	11	3.0	15.5	3.0	12	
tPHL	PL to Qn	4.0	7.2	15	4.0	21	4.0	16	ns

### AC OPERATING REQUIREMENTS

			54/74F			4F		1F	
SYMBOL	PARAMETER		TA = +25°C			to +125°C			UNITS
			CC = +5.0	V	ACC = 2.	0 V ±10%	ACC = 2.0	0 V ± 10%	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H)	Set up Time, HIGH or LOW	5.0			5.0		5.0		
t <sub>S</sub> (L)	P <sub>n</sub> to PL	8.0			8.0		8.0		ns
th (H)	Hold Time, HIGH or LOW	3.0			3.0		3.0		113
th (L)	P <sub>n</sub> to PL	3.0			3.0		3.0		
t <sub>S</sub> (L)	Set up Time LOW CE to CP	10			10		10		ns
th (L)	Hold Time LOW CE to CP	0			0		0		113
t <sub>W</sub> (L)	PL Pulse Width, LOW	6.0			6.0		6.0		ns
t <sub>W</sub> (L)	CP Pulse Width LOW	6.0			6.0		6.0		ns
t <sub>rec</sub>	Recovery Time PL to CP	7.0			7.0		7.0		ns



### **Advance Information**

### UP/DOWN COUNTERS WITH SEPARATE UP/DOWN CLOCKS

**DESCRIPTION** — The MC54F/74F192 is an up/down BCD decade (8241) counter. The MC54F/74193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs.

Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.


### **FUNCTION TABLE**

MR

	PL	CPU	CPD	MODE
Н	Х	Х	Х	Reset (Asyn.)
L	L	Х	Х	Preset (Asyn.)
L	Н	Н	Н	No Change
L	Н	1	н	Count Up
L	Н	Н		Count Down

H = HIGH Voltage Level L = LOW-Voltage Level X = Immaterial


### STATE DIAGRAMS




### MC54F192/193 MC74F192/193

### UP/DOWN COUNTERS WITH SEPARATE UP/DOWN CLOCKS

FAST™ SCHOTTKY TTL





### **FUNCTIONAL DESCRIPTION**

The 'F192, 193 are asynchronously presettable counters. The 'F192 is a decade counter while the 'F193 is organized for 4-bit binary operation. They both contain four edge triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either clock input is LOW.

The Terminal Count Up (TC<sub>U</sub>) and Terminal Count Down (TC<sub>D</sub>) outputs are normally HIGH. When the cir-

cuit has reached the maximum count state; 9 ('F192) or 16 ('F193), the reset HIGH-to-LOW transition of the Count Up Clock will cause  $\overline{TC}_U$  to go LOW.  $\overline{TC}_U$  will stay LOW until CP $_U$  goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the  $\overline{TC}_D$  output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the  $\overline{TC}$  outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Both the 'F192 and the 'F193 have an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load ( $\overline{PL}$ ) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input ( $P_0-P_3$ ) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

### GUARANTEED OPERATING RANGES

	00,110,11111111111111111111111111111111										
SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT					
V <sub>CC</sub>	Supply Voltage*	54 74	4.5 4.75	5.0 5.0	5.5 5.25	v					
TA	Operating Ambient Temperature Range	54 74	- 55 0	25 25	125 70	°C					
ЮН	Output Current — High	54, 74			- 1.0	mA					
lOL	Output Current — Low	54, 74			20	mA					

<sup>\*74</sup>F devices may be operated over the 4.5 to 5.5 V supply range where they will meet the specifications of 54F devices over the 0° to 70°C temperature range.

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED			LIMITS		LINUTC	TECT CO.	NDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage	
VIL	Input LOW Voltage	_			0.8	V	Guaranteed Input	LOW Voltage	
VIK	Input Clamp Diode Voltage				- 1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	– 18 mA	
	O. 44 IIIGU V-It	54	2.5			V	IOL = -1.0 mA	Non Main	
VOH	Output HIGH Voltage	74	2.7			V	$I_{OL} = -1.0 \text{ mA}$ $V_{CC} = N$		
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA V <sub>CC</sub> = MIN		
1	Immunt IIICII Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V	
ΉΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{IN}$	= 7.0 V	
IIL	Input LOW Current (MR, PL and Pn inputs)				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V		
	(CP inputs)				- 1.2		- 111		
los	Output Short Circuit Current (Note 2)		-60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
lcc	Power Supply Current			38	55	mA	V <sub>CC</sub> = MAX		

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.


### **AC CHARACTERISTICS**

			54/74F		5	4F	7	4F	
SYMBOL	PARAMETER	Vo	A = +25 CC = +5.0 CL = 50 p	O V	$V_{CC} = 5.$	$T_A = -55 \text{ to } + 125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$		to +70°C 0 V ±10% 50 pF	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Count Frequency	100	125				90		MHz
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay CPU or CPD to TCU	4.0 3.5	7.0 6.0	9.0 8.0			4.0 3.5	10 9.0	ns
tPLH tPHL	Propagation Delay CP <sub>U</sub> or CP <sub>D</sub> to Q <sub>n</sub>	4.0 5.5	6.5 9.5	8.5 12.5			4.0 5.5	9.5 13.5	ns
tPLH tPHL	Propagation Delay $P_n$ to $Q_n$	3.0 6.0	4.5 11	7.0 14.5			3.0 6.0	8.0 15.5	ns
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay PL to Qn	5.0 5.5	8.5 10	11 13			5.0 5.5	12 14	ns
<sup>t</sup> PHL	Propagation Delay MR to Q <sub>n</sub>	6.5	11	14.5			6.5	15.5	
<sup>t</sup> PLH	Propagation Delay MR to TC <sub>U</sub>	6.0	10.5	13.5			6.0	14.5	ns
<sup>t</sup> PHL	Propagation Delay MR to TC <sub>D</sub>	7.0	11.5	14.5			7.0	15.5	
tPLH tPHL	Propagation Delay PL to TC <sub>U</sub> or TC <sub>D</sub>	7.0 7.0	12 11.5	15.5 14.5			7.0 7.0	16.5 15.5	ns
tPLH tPHL	Propagation Delay P <sub>n</sub> to TC <sub>U</sub> or TC <sub>D</sub>	7.0 6.5	11.5 11	14.5 14			7.0 6.5	15.5 15	ns

### AC OPERATING REQUIREMENTS

			54/74F		5	4F	. 74	1F	
SYMBOL	PARAMETER		$A = +25^{\circ}$ C = +5.0		$T_A = -55$ $V_{CC} = 5$ .	to +125°C 0 V ±10%	T <sub>A</sub> = 0 t V <sub>CC</sub> = 5.0	o +70°C 0 V ±10%	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW P <sub>n</sub> to PL	6.0 6.0					6.0 6.0		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW P <sub>n</sub> to PL	4.0 4.0					4.0 4.0		ns
t <sub>w</sub> (L)	PL Pulse Width LOW	6.0					6.0		ns
t <sub>W</sub> (L)	CPU or CPD Pulse Width LOW	5.0					5.0		ns
t <sub>W</sub> (L)	CPU or CPD Pulse Width LOW (Change of Direction)	10					10		ns
t <sub>w</sub> (H)	MR Pulse Width HIGH	6.0					6.0		ns
t <sub>rec</sub>	Recovery Time PL to CPU or CPD	6.0					6.0		ns
t <sub>rec</sub>	Recovery Time MR to CP <sub>U</sub> or CP <sub>D</sub>	4.0					4.0		ns

### AC TEST CIRCUIT





### Advance Information

### 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

**DESCRIPTION** — The MC54F/74F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The F194 is similar in operation to the S195 universal shift register, with added features of shift left without external connections and hold (do nothing) modes of operation.

- O TYPICAL SHIFT FREQUENCY OF 150 MHz
- ASYNCHRONOUS MASTER RESET
- O HOLD (DO NOTHING) MODE
- O FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS

FUNCTIONAL DESCRIPTION — The F194 contains four edge-triggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S0, S1) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data (P0-P3) and Serial data (DSR, DSL) inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset  $(\overline{\rm MR})$  overrides all other inputs and forces the outputs LOW.

### MODE SELECT TABLE

OPERATING			- 1	NPUTS	3			OUT	rput	s
MODE	MR	S <sub>1</sub>	S <sub>0</sub>	DSR	DSL	Pn	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
Reset	L	Х	Х	Х	Х	Х	L	L	L	L
Hold	н	ī	1	Х	Х	Х	qo	q1	q <sub>2</sub>	qз
Shift Left	H	h h	I I	×	l h	X	Q1 Q1	<b>q</b> 2 <b>q</b> 2	<b>q</b> 3 <b>q</b> 3	L H
Shift Right	нн	l I	h h	l h	X X	X .	L H	qo qo	<b>q</b> 1 <b>q</b> 1	<b>q</b> 2 <b>q</b> 2
Parallel Load	Н	h	h	Х	Х	рn	p <sub>0</sub>	p <sub>1</sub>	p <sub>2</sub>	<b>P</b> 3


I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition. h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition. pn (qn) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition.


- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

### MC54F194 MC74F194

### 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

FAST™ SCHOTTKY TTL





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05

## LOGIC DIAGRAM S1 P0 P1 P2 P3 P3 DSR DSR CP CLEAR

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$v_{CC}$	Supply Voltage	54, 74	4.50	5.0	5.50	V
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
'A	Operating Ambient Temperature Nange	74	0	25	70	"
Іон	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA '

### **AC CHARACTERISTICS**

			54/74F		5-	4F	74	4F	
			T <sub>A</sub> = +25°			to +125°C		to +70°C	
SYMBOL	PARAMETER		'CC = +5.0 CL = 50 pl			0 V ±10% 50 pF		50 pF	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Shift Frequency	105	150		90		90		MHz
tPLH	Propagation Delay	3.5	5.2	7.0	3.0	8.5	3.5	8.0	
tPHL	CP to Q <sub>n</sub>	3.5	5.5	7.0	3.0	8.5	3.5	8.0	ns
tPHL	Propagation Delay MR to Q <sub>n</sub>	4.5	8.6	12	4.5	14.5	4.5	14	ns

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				LIMITS				
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CO	ONDITIONS .
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inp	ut LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	٧	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
	0	54, 74	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
1	Input HIGH Current				20	μА	V <sub>IN</sub> = 2.7 V	V MAY
lΗ	input nigh current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
IIL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
ICC	Power Supply Current			33	46	mA	$S_n$ , $\overline{MR}$ , $D_{SR}$ , $D_{SL} = 4.5 \text{ V}$ $P_n = Gnd$ , $CP = \Box$	V <sub>CC</sub> = MAX

### NOTES:

### AC OPERATING REQUIREMENTS

			54/74F		5	4F	74	4F	
SYMBOL	PARAMETER		Γ <sub>A</sub> = +25°0 CC = +5.0			to +125°C 0 V ±10%		to +70°C 0 V ± 10%	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H)	Set up Time, HIGH or LOW Pn or DSR or DSL to CP	4.0 4.0			4.0 4.0		4.0 4.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW Pn or DSR or DSL to CP	0			1.0 1.0		1.0 1.0		
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW S <sub>n</sub> to CP	8.0 8.0			8.0 8.0		8.0 8.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW S <sub>n</sub> to CP	0 0			0		0		
t <sub>W</sub> (H)	CP Pulse Width HIGH	5.0			5.5		5.5		ns
t <sub>W</sub> (L)	MR Pulse Width LOW	5.0			5.0		5.0		ns
t <sub>rec</sub>	Recovery Time MR to CP	7.0			9.0		8.0		ns



<sup>1.</sup> For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.



### **OCTAL BUFFER/LINE DRIVER WITH** 3-STATE OUTPUTS

**DESCRIPTION** — The F240, F241 and F244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters/receivers which provide improved PC board density.


- 3-STATE OUTPUTS DRIVE BUS LINES OR BUFFER MEMORY ADDRESS REGISTERS
- OUTPUTS SINK 64 mA
- 15 mA SOURCE CURRENT
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION **EFFECTS**

MC54/74F240 MC54/74F241 MC54/74F244

OCTAL BUFFER/LINE DRIVER with 3-STATE OUTPUTS

FAST™ SCHOTTKY TTL

### CONNECTION DIAGRAMS



J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-02 (Plastic)

### **TRUTH TABLES** F241

F	F240								
INPUTS	ОПТРИТ								
ŌĒ₁, ŌĒ₂	D								
L	L	Ξ							
L	н	L							
Н	X	Z							

INPUIS		OUTPUT	INP	บาร	
Œ₁, ŌŒ₂	D	00	ŌE <sub>1</sub>	OE <sub>2</sub>	
ILL	L H X	H L Z	TIT	r I I	
	_				_

INF	UTS		ОИТРИТ
ŌE <sub>1</sub>	OE <sub>2</sub>	D	
L	Н	L	L
L	н	н	н
Н	L	×	Z

F244								
	OUTPUT							
D								
L	L							
Н	н							
Х	Z							
	D							

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impendance

### MC54/74F240 @ MC54/74F241 @ MC54/74F244

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$v_{CC}$	Supply Voltage	54, 74	4.50	5.0	5.50	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loh	Output Current — High	54 74			-12 -15	mA
lOL	Output Current — Low	54 74			48 64	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETE	R		LIMITS		UNITS	TEST CO	ONDITIONS	
			MIN	TYP	MAX				
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	ut LOW Voltage	
VIK	Input Clamp Diode Volt	age			-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
		54, 74	2.4	3.4		V	$I_{OH} = -3.0 \text{ mA}$	V <sub>CC</sub> = 4.50 V	
Vон	Output HIGH Voltage	74	2.7	3.4		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.75 V	
•011		54, 74	2.0			V	I <sub>OH</sub> = -12 mA	V <sub>CC</sub> = 4.50 V	
		74	2.0			V	I <sub>OH</sub> = -15 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage	54			0.55	V	I <sub>OL</sub> = 48 mA	V <sub>CC</sub> = MAX	
*OL	Catput 2011 Tollago	74			0.55	V	I <sub>OL</sub> = 64 mA		
lozh	Output Off Current HIG			50	μΑ	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX		
lozL	Output Off Current LOW				-50	μΑ	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX	
1н	Input HIGH Current				20	μΑ	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX	
יורי	mpat man canoni				100		V <sub>IN</sub> = 7.0 V	- 66 1477 01	
		Other			-1.0				
lIL.	Input LOW Current	Data Inputs F241, F244			-1.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX	
los	Output Drive Current	54	-100		-275	mA	VOUT = GND	V <sub>CC</sub> = MAX	
	Note 2	74	-100		-275				
ICC4	Power Supply	F240			35				
	Current HIGH	F241,F244			60				
ICCL	Power Supply	F240			75	mA	V <sub>CC</sub> = MAX		
	Current LOW	F241,F244			90				
ICCZ	Power Supply	F240			75				
	Current OFF	F241,F244			90				

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.

F240 AC CHARACTERISTICS

			54/74F		54F		74	4F	
					T <sub>A</sub> = -55 to +125°C		$T_A = 0 \text{ to } +70^{\circ}\text{C},$		
SYMBOL	PARAMETER	V <sub>CC</sub> = +5.0 V		V <sub>CC</sub> = 5.0 V ±10%		V <sub>CC</sub> = 5.0 V ± 10%		UNITS	
		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		CL = 50 pF			
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	1
tPLH .	Propagation Delay, Data to Output	3.0 2.0	5.1 3.5	7.0 4.7	3.0 2.0	9.0 6.0	3.0 2.0	8.0 5.7	ns
tPZH tPZL	Output Enable Time	2.0 4.0	3.5 6.9	5.2 9.0	2.0 4.0	6.5 13.5	2.0 4.0	5.7 10	ns
tPHZ tPLZ	Output Disable Time	2.0 2.0	4.0 6.0	5.3 8.0	2.0 2.0	6.5 12.5	2.0 2.0	6.3 9.5	ns

### F241 AC CHARACTERISTICS

tPLH tPHL	Propagation Delay, Data to Output	2.5 2.5	4.0 4.0	5.2 5.2	2.0 2.0	6.5 7.0	2.5 2.5	6.2 6.5	ns
tPZH tPZL	Output Enable Time	2.0 2.0	4.3 5.4	5.7 7.0	2.0 2.0	7.0 8.5	2.0 2.0	6.7 8.0	ns
tPHZ tPLZ	Output Disable Time	2.0 2.0	4.5 4.5	6.0 6.5	2.0 2.0	7.0 12.5	2.0 2.0	7.0 7.5	ns

### F244 AC CHARACTERISTICS

tPLH tPHL	Propagation Delay, Data to Output	2.5 2.5	4.0 4.0	5.2 5.2	2.5 2.5	6.5 7.0	2.5 2.5	6.2 6.5	ns
tPZH tPZL	Output Enable Time	2.0 2.0	4.3 5.4	5.7 7.0	2.0 2.0	7.0 8.5	2.0 2.0	6.7 8.0	ns
tPHZ tPLZ	Output Disable Time	2.0 2.0	4.5 4.5	6.0 6.0	2.0 2.0	7.0 10.0	2.0 2.0	7.0 7.0	ns



### QUAD BUS TRANSCEIVERS (with 3-State Outputs)

**DESCRIPTION** — The MC54F/74F242 and MC54F/74F243 are Quad Bus Transmitters/Receivers designed for 4-line asynchronous 2-way data communication between data buses.

O 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
O INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION
EFFECTS

### TRUTH TABLES MC54F242/MC74F242

INP	UTS	OUTPUT	INP	INPUTS OUTPUT	
E <sub>1</sub>	D	OUIPUI	E <sub>2</sub>	D	OUIPUI
L	L	Н	L	Х	(Z)
L	Н	L	L	X	(Z)
H	X	(Z)	Н	L	Н
Н	X	(Z)	н	Н	L

### MC54F243/MC74F243

INF	PUTS	OUTDUT	INP	UTS	OUTPUT	
E <sub>1</sub>	D	OUTPUT	E <sub>2</sub> D		OUTPUT	
L	L	L	L	Х	(Z)	
L	Н	Н	L	X	(Z)	
H	X	(Z)	Н	L	L	
Н	X	(Z)	Н	Н	Н	

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = HIGH Impedance

### MC54F242/243 MC74F242/243

### QUAD BUS TRANSCEIVERS (WITH 3-STATE OUTPUTS) FAST™ SCHOTTKY TTL



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

8 4B

GND 7



### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$v_{CC}$	Supply Voltage	54, 74	4.5	5.0	5.5	V
ТД	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ЮН	Output Current — High	54 74			-12 -15	mA
IOL	Output Current — Low	54 74			48 64	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				LIMITS					
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CO	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpi	ut HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpi	ut LOW Voltage	
VIK	Input Clamp Diode Voltag	je			-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
		54	2.0			V	I <sub>OH</sub> = -12 mA	V <sub>CC</sub> = 4.50 V	
Vон	Output HIGH Voltage	74	2.0	ļ		V	I <sub>OH</sub> = -15 mA	V <sub>CC</sub> = 4.75 V	
		54, 74	2.4			V	IOH = -3.0 mA	V <sub>CC</sub> = 4.50 V	
		74	2.7			V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.75 V	
Va.	Output LOW Voltage	54			0.55	V	I <sub>OL</sub> = 48 mA	Vcc = MIN	
VOL	Output LOVV Voltage	74			0.55	V	I <sub>OL</sub> = 64 mA	ACC - MILIA	
1	0				70	μΑ	V <sub>OUT</sub> = 2.7 V	V NAAV	
lozh	Output Off Current HIGH				100	μΑ	V <sub>OUT</sub> = 5.5 V	V <sub>CC</sub> = MAX	
lozL	Output Off Current LOW				-1.6	mA	V <sub>OUT</sub> = 0.4 V	V <sub>CC</sub> = MAX	
		Enable			20	μА	V <sub>IN</sub> = 2.7 V		
Ιн	Input HIGH Current	Data			70	μΑ	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX	
		Data		1	1.0	mA	V <sub>IN</sub> = 5.5 V		
		Enable			0.1	mA	V <sub>IN</sub> = 7.0 V		
1	Innut I OW Current	Enable			-1.0	mA	V <sub>IN</sub> = 0.5 V	V NAAY	
ΙIL	Input LOW Current	Data*			-1.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX	
los	Output Short Circuit Curr	ent (Note 2)	-100		-275	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
1	Power Supply	F242			60	mA	Outputs	\/ NAAY	
Іссн	Current HIGH	F243			80	mA	HIGH	V <sub>CC</sub> = MAX	
1	Power Supply	F242			75	mA	Outputs	\/ MAY	
ICCL	Current LOW	F243			90	mA	LOW VCC = MAX		
loo-	Power Supply	F242			75	mA	Outputs	Voo - MAX	
Iccz	Current OFF	F243			90	mA	OFF	V <sub>CC</sub> = MAX	


<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.

### **AC CHARACTERISTICS**

SYMBOL			54F/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF MIN MAX		V <sub>CC</sub> = 5.0 C <sub>L</sub> = §	to +125°C V ± 10% 50 pF	74 T <sub>A</sub> = 0°C V <sub>CC</sub> = 5.0 C <sub>L</sub> = 5	to 70°C V±10% 50 pF	UNITS	FIGURE 1
					MIN	MAX	MIN	MAX		S1 POSITION
<sup>t</sup> PLH	Propagation Delay,	F242	3.0	7.0	3.0	9.0	3.0	8.0	ns	
<sup>t</sup> PHL	Data to Output		1.5	4.7	1.5	6.0	1.5	5.7	ns	Open
tPZH	Output Enable	F242	2.0	4.7	2.0	6.5	2.0	5.7	ns	
tPZL	. Time	F242	4.0	9.0	4.0	12.0	4.0	10	ns	Closed
tPHZ	Output Disable	F242	2.0	5.3	2.0	6.5	2.0	6.3	ns	Open
tPLZ	Time	F242	2.0	6.5	2.0	12.5	2.0	8.0	ns	Closed
tPLH	Propagation Delay,	F243	2.5	5.2	2.0	6.5	2.0	6.2	ns	
t <sub>PHL</sub>	Data to Output	F243	2.5	5.2	2.0	8.5	2.0	6.5	ns	Open
tPZH	Output Enable	F243	2.0	5.7	2.0	8.0	2.0	6.7	ns	
tPZL	Time	F243	2.0	7.5	2.0	10.5	2.0	8.5	ns	Closed
tPHZ	Output Disable	F243	2.0	6.0	1.5	7.5	1.5	7.0	ns	Open
tPLZ	Time	F243	2.0	6.5*	2.0	12.5*	2.0	7.5*	ns	Closed

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.
- \*This limit may vary among competitors.





### OCTAL BIDIRECTIONAL TRANSCEIVER WITH 3-STATE INPUTS/OUTPUTS

**DESCRIPTION** — The F245 contains eight noninverting bidirectional buffers with 3-state outputs and is intended for bus-oriented applications. Current sinking capability is 20 mA at the A ports and 64 mA at the B ports. The Transmit/Receive  $(T/\overline{R})$  input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a high-Z condition.

- NONINVERTING BUFFERS
- **BIDIRECTIONAL DATA PATH**
- B OUTPUTS SINK 64 mA
- MOS COMPATIBLE

### TRUTH TABLE

INP	UTS	ОИТРИТ
ŌĒ	T/R	
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
Н	Х	High-Z State

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

### MC54/74F245

### OCTAL BIDIRECTIONAL TRANSCEIVER WITH **3-STATE INPUTS/OUTPUTS**

FAST™ SCHOTTKY TTL



### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER	?		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	i	54, 74	4.5	5.0	5.5	V
ТА	Operating Ambient Temper	54 74	-55 0	25 25	125 70	°C	
ЮН	Output Current — High	An Outputs	54, 74			-3.0	mA
loL	Output Current — Low	An Outputs	54, 74			20	mA
loн	Output Current — High	Bn Outputs	54 74			-12 -15	mĄ
lOL	Output Current — Low	Bn Outputs	54 74			48 64	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

					LIMITS				
SYMBOL	PARAME	TER		MIN	TYP	MAX	UNITS	TEST C	ONDITIONS
ViH	Input HIGH Voltage			2.0			V	Guaranteed Inp	ut HIGH Voltage
VIL	Input LOW Voltage					0.8	V	Guaranteed Inp	ut LOW Voltage
VIK	Input Clamp Diode V	oltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
			54	2.5	3.4		v	I <sub>OH</sub> = -1.0 mA	
Vон	Output HIGH Voltage	•	54	2.4	3.3		٧	1	V <sub>CC</sub> = 4.50
	An Outputs		74	2.5	3.3		V	IOH = -3.0 mA	
			74	2.7	3.3		V	I <sub>OH</sub> = -3.0 mA	Vcc = 4.75
			54	2.4	3.4		V		
Voн	Output HIGH Voltage	Э	74	2.5	3.4		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.50
	Bn Outputs		74	2.7	3.4		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.75
			54	2.0			V	I <sub>OH</sub> = -12 mA	1 50
			74	2.0			V	I <sub>OH</sub> = -15 mA	V <sub>CC</sub> = 4.50
VOL	Output LOW Voltage	;	54		0.35	0.5	V	I <sub>OL</sub> = 20 mA	Vcc = MIN
	An Outputs		74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	VCC - WIIIV
$v_{OL}$	Output LOW Voltage	•	54			0.55	V	I <sub>OL</sub> = 48 mA	V <sub>CC</sub> = MIN
	Bin Outputs		74			0.55	V	I <sub>OL</sub> = 64 mA	
lozh	Output Off Current F	lIGH				70	μΑ	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX
						100	μA	V <sub>OUT</sub> = 5.5 V	, CC s.
lozL	Output Off Current L	.ow				-1.0	mA	V <sub>OUT</sub> = 5.5 V	V <sub>CC</sub> = MAX
		OE, T/R	Inputs			20	μA	V <sub>IN</sub> = 2.7 V	
Ιн	Input HIGH Current	An, Bn	Inputs			70	μA	VIIV 2 V	\/ NAAY
		OE, T/R	Inputs			100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
		An, Bn	Inputs			1.0	mA	VIN = 5.5 V	
		T/R I	nput			-0.8	mA		
ΙL	Input LOW Current	An, Bn	An, Bn Inputs			-1.0	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
		OE Input				-1.6	mA		
los	Output Drive	An Ou	tputs	-60		-150	mA	V <sub>OUT</sub> = GND	V <sub>CC</sub> = MAX
	Current (Note 2)	Bn Ou	tputs	-100		-225	mA	V <sub>OUT</sub> = GND	V <sub>CC</sub> = MAX
lcc	Power Supply Curre	nt			95	143	mA	V <sub>CC</sub> = MAX	

### NOTES:

### AC CHARACTERISTICS

			54/74F		5	54F		4F	
SYMBOL.	PARAMETER	/ v	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay An to Bn or Bn to An	2.5 2.5	4.2 4.6	6.0 6.0			2.5 2.5	7.0 7.0	ns
tPZH tPZL	Output Enable Time	3.0 3.5	5.3 7.9	7.0 8.0			3.0 3.5	8.0 9.0	ns
tPHZ tPLZ	Output Disable Time	2 5 2.0	5.0 3.7	6.5 6.5			2.5 2.0	,7.5 7.5	ns

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Not more than one output should be shorted at a time.



### 8-INPUT MULTIPLEXER (With 3-State Outputs)

**DESCRIPTION** — The MC54F/74F251 is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- MULTIFUNCTIONAL CAPACITY
- ON-CHIP SELECT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS

**FUNCTIONAL DESCRIPTION** — This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, SQ, S1, S2. Both assertion and negation outputs are provided. The Output Enable input( $\overline{OE}$ ) is active LOW. When it is activated, the logic function provided at the output is:

$$Z = \overline{OE} \cdot (I_0 \cdot \overline{S_0} \cdot \overline{S_1} \cdot \overline{S_2} + I_1 \cdot S_0 \cdot \overline{S_1} \cdot \overline{S_2} + I_2 \cdot \overline{S_0} \cdot S_1 \cdot \overline{S_2} + I_3 \cdot S_0 \cdot S_1 \cdot \overline{S_2} + I_4 \cdot \overline{S_0} \cdot \overline{S_1} \cdot S_2 + I_5 \cdot S_0 \cdot \overline{S_1} \cdot S_2 + I_6 \cdot \overline{S_0} \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2 + I_7$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by typing the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

TRUTH TABLE


	INP	UTS	OUTPUTS			
ŌE	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Z	Z	
ILLL	X L L	X L L	X L H L	Z lo l <sub>1</sub>	Z lo l1 l2	
		HLLHH	HLHLH	3  4  5  6  7	13 14 15 16 17	

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance


### MC54F251 MC74F251

8-INPUT MULTIPLEXER (With 3-State Outputs)

FAST™ SCHOTTKY TTL



### LOGIC DIAGRAM



### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	V
		54	-55	25	125	
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ІОН	Output Current — High	54, 74			-3.0	mA
lOL	Output Current — Low	54, 74			24	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST C	ONDITIONS
STIVIBUL	FANAMETER		MIN	TYP	MAX	UNITS	1231 (4	SNOTTIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp	ut HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inp	ut LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	٧	I <sub>IN</sub> = 18 mA	V <sub>CC</sub> = MIN
VoH	Output HIGH Voltage	54, 74	2.5	3.4		>	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output High Voltage	74	2.7	3.4		٧	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	٧	I <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN
lozh	Output Off Current—HIGH				50	μΑ	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX
lozL	Output Off Current—LOW				-50	μΑ	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX
	Input HIGH Current				20	μΑ	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX
ΊΗ	input riidh cuireit				100	μΑ	V <sub>IN</sub> = 7.0 V	ACC - INIAX
Iμ	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
Icc	Power Supply Current	ON		15	22	mA	I <sub>n</sub> , S <sub>n</sub> = 4.5 V OE = GND	V <sub>CC</sub> = MAX
	_	OFF		16	24		OE, I <sub>n</sub> = 4.5 V	

### NOTES:

- For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
   Not more than one output should be shorted at a time, nor for more than 1 second.

### **AC CHARACTERISTICS**


			54/74F			4F		4F	
SYMBOL	PARAMETER	v	T <sub>A</sub> = +25°( CC = +5.0 C <sub>I</sub> = 50 pF	V	V <sub>CC</sub> = 5.0	T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		TA = 0 to +70°C V <sub>CC</sub> = 5.0 V ±10% CL = 50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	4.0	5.9	8.0	3.5	9.5	4.0	9.0	ns
tPHL	S <sub>n</sub> to Z <sub>n</sub>	3.2	5.7	7.5	3.2	9.5	3.2	8.5	
tPLH	Propagation Delay	4.5	9.6	13	3.5	16.5	4.5	14	ns
tPHL	S <sub>n</sub> to Z <sub>n</sub>	4.5	6.9	9.0	3.0	10.5	4.0	10.5	
tPLH	Propagation Delay	3.0	4.1	5.7	2.5	8.0	3.0	7.0	ns
tPHL	In to Z	1.5	3.0	4.0	1.5	6.0	1.5	5.0	
tPLH	Propagation Delay	4.0	7.2	9.5	3.5	11.5	4.0	10.5	ns
tPHL	In to Z	3.0	5.1	6.5	3.0	7.5	3.0	7.5	
tPZH tPZL	Output Enable Time  OE to Z	3.0 3.0	5.4 6.4	7.0 8.5	3.0 3.0	9.5 10.5	3.0 3.0	8.0 9.5	ns
tPHZ	Output Disable Time	3.0	5.0	6.5	3.0	8.5	3.0	7.5	ns
tPLZ	OE to Z	2.0	3.2	4.5	2.0	7.5	2.0	5.5	
tPZH	Output Enable Time	4.0	6.9	9.0	4.0	10	4.0	10	ns
tPZL	OE to Z	3.5	6.0	8.0	3.5	10	3.5	9.0	
tPHZ	Output Disable Time	3.0	4.7	6.0	3.0	7.0	3.0	7.0	ns
tPLZ	OE to Z	2.0	3.5	4.5	2.0	8.0	2.0	5.5	


### DUAL 4-INPUT MULTIPLEXER (with 3-State Outputs)

**DESCRIPTION** — The MC54F/74F253 is a Dual 4-Input Multiplexer with 3-State Outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high-impedance state with a HIGH on the respective Output Enable  $\overline{\text{OE}}$  inputs, allowing the outputs to interface directly with bus oriented systems.

### MC54F253 MC74F253

DUAL 4-INPUT MULTIPLEXER
WITH 3-STATE OUTPUTS
FAST™ SCHOTTKY TTL





### .4

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
v <sub>cc</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	v
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74	_	_	-3.0	mA
lOL	Output Current — Low	54, 74	_	_	24	mA

### 4

### **FUNCTIONAL DESCRIPTION**

The F253 contains two identical 4-Input Multiplexers with 3-State Outputs. They select two bits from four sources selected by common Select Inputs ( $\overline{OE}_a$ ,  $\overline{OE}_b$ ) inputs which when HIGH, force the outputs to a high impedance (high Z) state.

The F253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$\begin{split} Z_{a} &= \overline{OE}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0}) \\ Z_{b} &= \overline{OE}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0}) \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

**TRUTH TABLE** 

	ECT UTS	DATA INPUTS				OUTPUT ENABLE	ОИТРИТ
S <sub>0</sub>	S <sub>1</sub>	l <sub>0</sub>	11	l <sub>2</sub>	l3	ŌĒ	Z
Х	Х	Х	Х	Х	Х	Н	(Z)
L	L	L	X	Х	Х	L	L
L	L	Н	X	X	X	L	н
H	L	Х	L	Х	X	L	L
H	L	Х	н	Х	X	L	н
L	Н	X	Х	L	X	L	L
L	Н	X	Х	Н	Х	L	Н
Н	Н	X	X	Х	L	L	L
Н	Н	Х	Х	Χ	Н	L	н

H = HIGH Level

L = LOW Level

X = Immaterial

(Z) = High Impedance (off)

Address inputs So and S1 are common to both sections.


### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
STIVIDOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Volta	
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpo	ut LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = 18 mA	V <sub>CC</sub> = MIN
	Output HIGH Voltage	54, 74	2.5			V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.50 V
Vон	Output Indir Voltage	74	2.7			V	IOH = -3.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN
lozh	Output Off Current—HIGH				50	μА	V <sub>OUT</sub> ≈ 2.7 V	V <sub>CC</sub> = MAX
OZL	Output Off Current—LOW				-50	μА	V <sub>OUT</sub> ≈ 0.5 V	V <sub>CC</sub> = MAX
lu i	IH Input HIGH Current				20	μΑ	V <sub>IN</sub> = 2.7 V	V <sub>CC</sub> = MAX
'IH					0.1	μА	V <sub>IN</sub> = 7.0 V	VCC - WAX
I <sub>Ι</sub> L	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> ≈ 0 V	V <sub>CC</sub> = MAX
	Power Supply Current Total, Output HIGH				16		OE <sub>n</sub> = GND I <sub>O</sub> = 4.5 V; S <sub>n</sub> , I <sub>1</sub> - I <sub>3</sub> = GN	
ICC Total, Output LOW  Total at HIGH-Z					23	mA	I <sub>n</sub> , S <sub>n</sub> , OE <sub>n</sub> = GI V <sub>CC</sub> = MAX	ND
					23		OE <sub>n</sub> = 4.5 V, V <sub>C</sub> I <sub>n</sub> , S <sub>n</sub> = GND	C = MAX


### **AC CHARACTERISTICS**

		54/74F		5	4F	7	4F		
SYMBOL	PARAMETER	T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V C <sub>L</sub> = 50 pF		T <sub>A</sub> = -55°C	C to +125°C 0 V ±10% 50 pF	T <sub>A</sub> = 0°C V <sub>CC</sub> = 5.	to +70°C 0 V ±10% 50 pF	UNITS	S1 POSITION
	1	MIN	MAX	MIN	MAX	MIN	MAX		
tPLH tPHL	Propagation Delay S <sub>n</sub> to Z <sub>n</sub>	4.5 3.0	11.5 9.0	3.5 2.5	15 11	4.5 3.0	13.5 10	ns	OPEN
tPLH tPHL	Propagation Delay In to Zn	3.0 2.5	7.0 6.0	2.5 2.5	9.0 8.0	3.0 2.5	8.0 7.0	ns	]
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time	3.0 3.0	8.0 8.0	2.5 2.5	10 10	3.0 3.0	9.0 9.0	ns	CLOSED
t <sub>PHZ</sub>	Output Disable Time	2.0 2.0	5.0 6.0	2.0 2.0	6.5 8.0	2.0 2.0	6.0 7.0	ns	OPEN CLOSED

### **AC TEST CIRCUIT**



### PROPAGATION DELAY MEASUREMENTS



### NOTES:

- Low Level = 0V High Level = 3.0 V

Rise and Fall Times (10% to 90%) = 2.5 ns


2. All timing is measured at 1.5 V unless otherwise indicated.



### QUAD 3-INPUT MULTIPLEXER (With 3-State Outputs)

**DESCRIPTION** — The MC54F/74F257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable ( $\overline{\text{OE}}$ ) input, allowing the outputs to interface directly with bus oriented systems.

- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS



### TRUTH TABLE


OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
ŌĒ	S	l <sub>0</sub>	h	Z
Н	Х	Х	х	(Z)
L	н	X	L	L
L	н	x	н	Н
L	L	L	X	L
L	L	н	X	н


- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- (Z) = High Impedance

### MC54F257 MC74F257

### QUAD 2-INPUT MULTIPLEXER (With 3-State Outputs)

FAST™ SCHOTTKY TTL





J Suffix — Case 620-08 (Ceramic)

N Suffix — Case 648-05 (Plastic)

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT	
VCC	Supply Voltage	54, 74	4.50	5.0	5.50	V	
TA	Operating Ambient Temperature Range	54	-55	25	125	°C	
'A	Operating Ambient Temperature name	74	0	25	70		
ЮН	Output Current — High	54, 74			-3.0	mA	
lOL	Output Current — Low	54, 74			24	mA	

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DARAMETER			LIMITS			TEST CONDITIONS		
SYMBOL	PARAMETER	FARAIVIETER		TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input	LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
		54	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA		
M	0	54	2.4	3.3		V	IOH = -3.0 mA	V <sub>CC</sub> = 4.50 V	
VOH	Output HIGH Voltage	74	2.5	3.3		V	I <sub>OH</sub> = -3.0 mA		
		74	2.7	3.3		V	I <sub>OH</sub> = - 3.0 mA	V <sub>CC</sub> = 4.75 V	
$v_{OL}$	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN	
IOZH	Output OFF Current — HIGH				50	μА	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX	
IOZL	Output OFF Current — LOW				-50	μА	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX	
					20	μΑ	V <sub>IN</sub> = 2.7 V	.,	
ΊΗ	Input HIGH Current			100	V <sub>IN</sub> = 7.0 V		V <sub>CC</sub> = MAX		
IIL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
Іссн	Power Supply Current			9.0	15		S, I <sub>1x</sub> = 4.5 V <del>OE</del> , I <sub>Ox</sub> = Gnd		
ICCL				14.5	22	mA	$\frac{I_{1x}}{OE}$ = 4.5 V $\frac{I_{0x}}{OE}$ , $I_{0x}$ , S = Gnd	V <sub>CC</sub> = MAX	
ICCZ				15	23		S, I <sub>Ox</sub> = Gnd <del>OE</del> , I <sub>1x</sub> = 4.5 V		

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.



**FUNCTIONAL DESCRIPTION** — The F257 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the  $l_{OX}$  inputs are selected and when Select is HIGH, the  $l_{1X}$  inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{split} Z_a &= \overline{OE} \cdot \, (I_{1a} \cdot \, S + I_{0a} \cdot \, \overline{S}) \\ Z_c &= \overline{OE} \cdot \, (I_{1c} \cdot \, S + I_{0c} \cdot \, \overline{S}) \\ \end{split} \qquad \begin{aligned} Z_b &= \overline{OE} \cdot \, (I_{1b} \cdot \, S + I_{0b} \cdot \, \overline{S}) \\ Z_d &= \overline{OE} \cdot \, (I_{1d} \cdot \, S + I_{0d} \cdot \, \overline{S}) \end{aligned}$$

When the Output Enable input  $(\overline{OE})$  is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

### **AC CHARACTERISTICS**

		54/74F			54F		74F		
	PARAMETER	•	T <sub>A</sub> = +25°(		$T_A = -55 \text{ to } +125^{\circ}\text{C}$		T <sub>A</sub> = 0 to +70°C		UNITS
SYMBOL		V	CC = +5.0	V	V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		$V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$		
			$C_L = 50 pF$	:					
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.0	4.5	6.0	3.0	8.0	3.0	7.0	ns
t <sub>PHL</sub>	I <sub>n</sub> to Z <sub>n</sub>	2.0	4.2	5.5	1.5	8.0	2.0	6.5	113
tPLH	Propagation Delay	4.5	10.1	13	4.5	15.5	4.5	15	
tPHL	S to Z <sub>n</sub>	3.5	6.5	8.5	3.5	10.5	3.5	9.5	ns
tPZH	Outrook Frenchis Time	3.0	5.9	7.5	3.0	9.5	3.0	8.5	
tPZL	Output Enable Time	3.0	5.5	7.5	3.0	10	3.0	8.5	ns
tPZH	Outsid Disable Time	2.0	4.3	6.0	2.0	7.0	2.0	7.0	
tPZL	Output Disable Time	2.0	4.5	6.0	2.0	9.5	2.0	7.0	ns




### MC54F258 MC74F258

### QUAD 2-INPUT MULTIPLEXER (With 3-State Outputs)

**DESCRIPTION** — The MC54F/74F258 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable  $(\overline{\text{OE}})$  input, allowing the outputs to interface directly with bus oriented systems.

O MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER O INVERTING 3-STATE OUTPUTS



### TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
ŌĒ	S	l <sub>0</sub>	lı	ž
Н	Х	Х	Х	Z
į L	н	х	L	н
L	н	Х	Н	L
L	L	L	Х	н
L	L	Н	X	L


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = High Impedance


### QUAD 2-INPUT MULTIPLEXER (With 3-State Outputs)

FAST™ SCHOTTKY TTL





### CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	V
т.	Operating Ambient Temperature Bange	54	-55	25	125	°C
TA	Operating Ambient Temperature Range	74	0	25	70	-
ЮН	Output Current — High	54, 74			-3.0	mA
lOL	Output Current — Low	54, 74			24	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER			LIMITS			7507.00	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CO	NDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	t HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input	LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
		54	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	
Vон	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V <sub>CC</sub> = 4.50 V
۷ОН	Output might voltage	74	2.5	3.3		V	I <sub>OH</sub> = -3.0 mA	
		74	2.7	3.3		V	I <sub>OH</sub> = - 3.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	1 <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN
lozh	Output OFF Current — HIGH				50	μА	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX
lozL	Output OFF Current — LOW				-50	μА	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX
					20		V <sub>IN</sub> = 2.7 V	.,,
ΊΗ	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
IL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
Іссн				6.2	9.5		S, I <sub>1x</sub> = 4.5 V OE, I <sub>0x</sub> = Gnd	
<sup>I</sup> CCL	Power Supply Current			15.1	23	mA	$\frac{I_{1x}}{OE} = 4.5 \text{ V}$ $\frac{OE}{OE}$ , $I_{0x}$ , S = Gnd	V <sub>CC</sub> = MAX
lccz				11.3	17		S, I <sub>Ox</sub> = Gnd OE, I <sub>1x</sub> = 4.5 V	

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

**FUNCTIONAL DESCRIPTION** — The F258 is a quad 2-input multiplexer with 3-state outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the  $1_{OX}$  inputs are selected and when Select is HIGH, the  $1_{1X}$  inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The F258 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_{a} &= \overline{OE} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \\ \overline{Z}_{c} &= \overline{OE} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \\ \end{split} \qquad \begin{aligned} \overline{Z}_{b} &= \overline{OE} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S}) \\ \overline{Z}_{d} &= \overline{OE} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{aligned}$$

When the Output Enable input  $(\overline{OE})$  is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.


			54/74F		5	4F	7.	4F	
		-	T <sub>A</sub> = +25°0	:	T <sub>A</sub> = -55	to +125°C	TA = 0	to +70°C	
SYMBOL	PARAMETER	v	CC = +5.0	V	V <sub>CC</sub> = 5.	0 V ±10%	VCC = 5.0	0 V ±10%	UNITS
			CL = 50 pF	:	CL=	50 pF	CL=	50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.5	4.0	5.3	2.0	7.5	2.5	6.0	
tPHL.	In to Zn	1.5	3.5	4.7	1.5	6.0	1.5	5.5	ns
tPLH	Propagation Delay	4.0	6.5	8.5	4.0	12	4.0	9.5	
tPHL	S to $\overline{Z}_n$	4.0	7.3	9.5	4.0	11.5	4.0	11	ns
tPZH	G	3.0	5.9	7.5	3.0	11	3.0	8.5	
tPZL	Output Enable Time	3.0	5.5	7.5	3.0	9.5	3.0	8.5	ns
tPZH	Out a Disable Time	2.0	4.3	6.0	1.5	7.0	2.0	7.0	
tPZL	Output Disable Time	2.0	4.5	6.0	2.0	9.0	2.0	7.0	ns



## Fast Schottky TTL

## 9-Bit Parity Generator/Checker

The MC54/74F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd output is the complement of the Sum Even output.





#### **TRUTH TABLE**

Number of HIGH Inputs	Out	puts
10-18	Σ Even	Σ Odd
0, 2, 4, 6, 8	Н	L
1, 3, 5, 7, 9	L	н

H = HIGH Voltage Level L = LOW Voltage Level

## MC54F280 MC74F280





## **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	54, 74	4.5	5	5.5	V
-	O and A district	54	- 55	25	125	°C
TA	Operating Ambient Temperature Range	74	0	25	70	1
ЮН	Output Current — High	54, 74			-1	mA
lOL	Output Current — Low	54, 74			20	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

		Parameter		Limits			70		
Symbol	Parameter		Min	Тур	Max	Units	Test Conditions		
VIH	Input HIGH Voltage		2			V	Guaranteed Input All Inputs	HIGH Voltage for	
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage for All Inputs		
VIK	Input Clamp Diode Voltag	е			- 1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
	0.44.111011.1/-14	54	2.5	3.4		V	V <sub>CC</sub> = MIN, I <sub>OH</sub>	= -1 mA,	
VOH	Output HIGH Voltage	74	2.7	3.4		V	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	per Truth Table	
		54		0.30	0.5	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 20 mA	VIN = VIL or VIH per Truth Table	
1	Innua IIICII Cumant				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V	
lіН	Input HIGH Current				100	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7 V		
IIL	Input LOW Current				-0.6	mA	$V_{CC} = MAX, V_{IN} = 0.5 V$		
los	Short Circuit Current (Not	e 2)	-60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
lcc	Power Supply Current			25	38	mA	V <sub>CC</sub> = MAX		

NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

2. Not more than one output should be shorted at a time, nor for more than 1 second.

Symbol	Parameter	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5 V C <sub>L</sub> = 50 pF			T <sub>A</sub> = -55 V <sub>CC</sub> = 5	4F to +125°C V ±10% 50 pF	74 T <sub>A</sub> = 0 t V <sub>CC</sub> = 5 C <sub>L</sub> =	Units	
		Min	Тур	Max	Min	Max	Min	Max	
tPLH	Propagation Delay	6.5	10	15	6.5	20	6.5	16	ns
tPHL	In to ΣΕ	6.5	11	16	6.5	21	6.5	17	
tPLH	Propagation Delay	5.0	10	15	5.0	20	5.0	16	ns
tPHL	I <sub>n</sub> to Σ <sub>O</sub>	6.5	11	16	6.5	21	6.5	17	




Figure 1. Test Load




Figure 2. Whether Response Is Inverting or Non-Inverting Depends on Specific Truth Table Conditions



## Advance Information

# 4-BIT BINARY FULL ADDER (With Fast Carry)

**DESCRIPTION** — MC54F/74F283 high-speed 4-bit binary full adder with internal carry lookahead accepts two 4-bit binary words (A<sub>O</sub>-A<sub>3</sub>, B<sub>O</sub>-B<sub>3</sub>) and a Carry input (C<sub>O</sub>). It generates the binary Sum outputs (S<sub>O</sub>-S<sub>3</sub>) and the Carry output (C<sub>4</sub>) from the most significant bit. The 'F283 will operate with either active-HIGH or active-LOW operands (positive or negative logic).

**FUNCTIONAL DESCRIPTION** — The 'F283 adds two 4-bit binary words (A plus B) plus the incoming carry  $C_0$ . The binary sum appears on the Sum (S0-S3) and outgoing carry ( $C_4$ ) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$\begin{array}{l} 2^0 \left( A_0 + B_0 + C_0 \right) + 2^1 \left( A_1 + B_1 \right) \\ + 2^2 \left( A_2 + B_2 \right) + 2^3 \left( A_3 + B_3 \right) \\ = S_0 + 2S_1 + 4S_2 + 8S_3 + 16C_4 \\ \text{Where (+)} = \text{plus} \end{array}$$


Interchanging inputs of equal weight does not affect the operation. Thus  $C_0,A_0,B_0$  can be arbitrarily assigned to pins 5, 6 and 7. Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See Figure A. Note that if  $C_0$  is not used it must be tied LOW for active-HIGH logic or tied HIGH for active-LOW logic.


Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure B shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A3, B3) LOW makes S3 dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure C shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry (C<sub>10</sub>) signal into the fourth stage (via A<sub>2</sub> and B<sub>2</sub>) and bringing out the carry from the second stage on S2. Note that as long as A2 and B2 are the same, whether HIGH or LOW, they do not influence S2. Similarly, when A2 and B2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure D shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs So, S1 and S2 present a binary number equal to the number of inputs 11 -15 that are true. Figure E shows one method of implementing a 5-input majority gate. When three or more of the inputs I1 -I5 are true, the output M5 is true.


## MC54F283 MC74F283

# 4-BIT BINARY FULL ADDER (With Fast Carry)

**FAST™** SCHOTTKY TTL







Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 74	4.50	5.0	5.50	V
тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74	_	_	-1.0	mA
loL	Output Current — Low	54, 74	_	_	20	mA

FIGURE A — Active-HIGH versus Active-LOW Interpretation

	C₀	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Аз	Bo	B <sub>1</sub>	B <sub>2</sub>	Вз	S₀	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	C <sub>4</sub>
Logic Levels	L	L	Н	L	Н	н	L	L	Н	Н	Н	L	L	Н
Active HIGH Active LOW	0 1	0	1 0	0 1	1 0	1 0	0	0 1	1 0	1 0	1 0	0	0 1	1

FIGURE B - 3-Bit Adder




FIGURE C - 2-Bit and 1-Bit Adders




FIGURE D - 5-Input Encoder





FIGURE E - 5-Input Majority Gate



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/84001	DADAMETED			LIMITS		LINUTO	TEST OF	1.0 mA
SYMBOL	PARAMETER	Ī	MIN	TYP	MAX	UNITS	TEST CC	MOITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	it HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	it LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
Voн	Output HIGH Voltage	54,74	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
νОН	Output nigh voltage	74	2.7	3.4		V	IOH = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
1	Innut HICH Current				20	μА	V <sub>IN</sub> = 2.7 V	V00 - MAY
lΗ	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	ACC - INIAX
	Input LOW Current						.,	
ΙΙL	Co Input A and B Inputs	ŀ			-0.6 -1.2	mA mA	V <sub>IN</sub> = 0.5 V	VCC = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
Icc	Power Supply Current			36	55	mA	Inputs = 4.5 V	V <sub>CC</sub> = MAX

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

,,,,									
			54/74F		5-	4F	7.	4F	
			T <sub>A</sub> = +25°			to +125°C		o +70°C	
SYMBOL	PARAMETER		CC = +5.0 CL = 50 pl			0 V ±10% 50 pF		0 V ±10% 50 pF	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay C <sub>0</sub> to S <sub>n</sub>	3.5 4.0	7.0 7.0	9.5 9.5	3.5 4.0	14 14	3.5 4.0	10.5 10.5	ns
tPLH tPHL	Propagation Delay A <sub>n</sub> or B <sub>n</sub> to S <sub>n</sub>	4.0 3.5	7.0 7.0	9.5 9.5	4.0 3.5	14 14	4.0 3.5	10.5 10.5	ns
tPLH tPHL	Propagation Delay C <sub>0</sub> to C <sub>4</sub>	3.5 3.0	5.7 5.4	7.5 7.0	3.5 3.0	10.5 10	3.5 3.0	8.5 8.0	ns
tPLH tPHL	Propagation Delay A <sub>n</sub> or B <sub>n</sub> to C <sub>4</sub>	3.5 3.0	5.7 5.3	7.5 7.0	3.5 3.0	10.5 10	3.5 3.0	8.5 8.0	ns



## **Advance Information**

## 4-BIT SHIFTER (With 3-State Outputs)

**DESCRIPTION** — MC54F/74F350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select (S0, S1) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the 3-state outputs of different packages and using the Output Enable  $(\overline{OE})$  inputs as a third Select level. With appropriate interconnections, the F350 can perform zero-backfill, sign-extend or end-around (barrel) shift functions.

- Linking Inputs for Word Expansion
- 3-State Outputs for Extending Shift Range

FUNCTIONAL DESCRIPTION — The 'F350 is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes successive one-bit shifts of the data word. This internal connection makes it possible to perform shifts of 0, 1, 2 or 3 places on words of any length.

A 7-bit data word is introduced at the  $I_n$  inputs and is shifted according to the code applied to the select inputs  $S_0$ ,  $S_1$ . Outputs  $O_0$ - $O_3$  are 3-state, controlled by an active-LOW output enable  $(\overline{OE})$ . When  $\overline{OE}$  is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs will be forced to the high-impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

#### **LOGIC EQUATIONS**

 $\begin{array}{l} 0_0 = \overline{S}_0 \ \overline{S}_1 \ |_0 + S_0 \ \overline{S}_1 \ |_{-1} + \overline{S}_0 \ S_1 \ |_{-2} + S_0 \ S_1 \ |_{-3} \\ 0_1 = \overline{S}_0 \ \overline{S}_1 \ |_1 + S_0 \ \overline{S}_1 \ |_0 + \overline{S}_0 \ S_1 \ |_{-1} + S_0 \ S_1 \ |_{-2} \\ 0_2 = \overline{S}_0 \ \overline{S}_1 \ |_2 + S_0 \ \overline{S}_1 \ |_1 + \overline{S}_0 \ S_1 \ |_0 + S_0 \ S_1 \ |_{-1} \\ 0_3 = \overline{S}_0 \ \overline{S}_1 \ |_3 + S_0 \ \overline{S}_1 \ |_2 + \overline{S}_0 \ S_1 \ |_1 + S_0 \ S_1 \ |_0 \end{array}$ 

## TRUTH TABLE

	NPUTS	;		OUTI	PUTS	
ŌĒ	S <sub>1</sub>	S <sub>0</sub>	O <sub>0</sub>	O <sub>1</sub>	O <sub>2</sub>	О3
Н	Х	X	Z	Z	Z	Z
L	L	L	lo	11	12	l3
L	L	Н	I-1	lo	i1	l <sub>2</sub>
L	Н	L	1-2	1-1	lo	l <sub>1</sub>
L	Н	Н	I_3	I-2	l-1	lo

H = HIGH Voltage Level L = LOW Voltage Level


Z = High Impedance


X = Immaterial

## MC54F350 MC74F350

4-BIT SHIFTER (With 3-State Outputs)


FAST™ SCHOTTKY TTL





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

## LOGIC DIAGRAM



### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 74	4.50	5.0	5.50	V
TA	Operating Ambient Temperature Range	54 74	-55 O	25 25	125 70	°C
ГОН	Output Current — High	54, 74		_	-3.0	mA
	Output Current — Low	54, 74		_	24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/14001	BABAMETER	PARAMETER		LIMITS		LINUTO	TECT 00	MIDITIONIC	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	lesi co	INDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ıt HIGH Voltage	
VIL	Input LOW Voltage			0.8	V	Guaranteed Inpu	t LOW Voltage		
VIK	Input Clamp Diode Voltage			-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN		
V <sub>OH</sub>		54	2.5	3.4		V	IOH = -1.0 mA		
	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V <sub>CC</sub> = MIN	
		74	2.7	3.3		V	I <sub>OH</sub> = -3.0 mA		
VOL	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN		
lozh	Output OFF Current — HIGH			50	μА	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX		
lozL	Output OFF Current — LOW				-50	μΑ	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX	
L					20		V <sub>IN</sub> = 2.7 V		
ΊΗ	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX	
IIL	Input LOW Current				-1.2	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
Іссн				22	35		Outputs HIGH	V <sub>CC</sub> = Max	
ICCL	Power Supply Current		26	41	mA	Outputs LOW			
ICCZ			26	42		Outputs OFF			

NOTES: 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

2. Not more than one output should be shorted at a time, nor for more than 1 second.




#### **AC CHARACTERISTICS**

			54/74F		5-	4F	7	4F	
			T <sub>A</sub> = +25°0	;	T <sub>A</sub> = -55	to +125°C	T <sub>A</sub> = 0	ĺ	
SYMBOL	PARAMETER	\ \ \	CC = +5.0	V	1 00	0 V ±10%	V <sub>CC_</sub> = 5.	0 V ±10%	UNITS
		C <sub>L</sub> = 50 pF			C <sub>L</sub> =	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay	3.0 2.5	4.5 4.0	6.0 5.5	3.0 2.5	7.5 7.0	3.0 2.5	7.0 6.5	ns
tPLH tPHL	Propagation Delay S <sub>n</sub> to O <sub>n</sub>	4.0 3.0	7.8 6.5	10 8.5	4.0 3.0	13 10	4.0 3.0	11 9.5	ns
tPZH tPZL	Output Enable Time	2.5 4.0	5.0 7.0	7.0 9.0	2.5 4.0	8.5 11	2.5 4.0	8.0 10	ns
tPHZ tPLZ	Output Disable Time	2.0 2.0	3.9 4.0	5.5 5.5	2.0 2.0	7.0 8.5	2.0 2.0	6.5 6.5	ns


## **APPLICATIONS**

## 16-Bit Shift-Up 0 to 3 Places, Zero Backfill



١	>1	$s_0$	
П	L	L	NO SHIFT
	L	Ξ	SHIFT 1 PLACE
Г	Н	L	SHIFT 2 PLACES
Г	Н	Ξ	SHIFT 3 PLACES


#### 8-Bit End Around Shift 0 to 7 Places



S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	
L	L	L	NO SHIFT
L	L	Н	SHIFT END AROUND 1
L	Н	L	SHIFT END AROUND 2
L	Н	Н	SHIFT END AROUND 3
Н	L	L	SHIFT END AROUND 4

E	32	S <sub>1</sub>	$s_0$	
	Н	L	I	SHIFT END AROUND 5
	Н	Н	L	SHIFT END AROUND 6
	Н	Н	Н	SHIFT END AROUND 7

### 13-Bit Twos Complement Scaler




S <sub>1</sub>	s <sub>0</sub>	SCALE
L	L ÷ 8	1/8
L	H÷4	1/4
Н	L ÷ 2	1/2
Н	H NO CHANGE	1



#### **DUAL 4-INPUT MULTIPLEXER**

**DESCRIPTION** — The MC54F/74F352 is a very high speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 'F352 is the functional equivalent of the 'F153 except with inverted outputs.


- Inverted Version of the 'F153
- Separate Enables for Each Multiplexer
- Input Clamp Diode Limits High Speed Termination Effects




## MC54F352 MC74F352

DUAL 4-INPUT MULTIPLEXER

FAST™ SCHOTTKY TTL





#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	V
TA	Operating Ambient Temperature Range	54	-55	25	125	°C
'A	Operating Ambient Temperature Kange	74	0	25	70	Ŭ
ЮН	Output Current — High	54, 74		_	-1.0	mA
lOL	Output Current — Low	54, 74	_	T - "	20	mA

 $\label{eq:FUNCTIONAL DESCRIPTION} \textbf{-} \ \, \text{The 'F352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S0, S1). The two 4-input multiplexer circuits have individual active-LOW Enables ($\overline{E}_a$, $\overline{E}_b$) which can be used to strobe the outputs independently. When the Enables ($\overline{E}_a$, $\overline{E}_b$) are HIGH, the corresponding outputs ($\overline{Z}_a$, $\overline{Z}_b$) are forced HIGH.$ 

The logic equations for the outputs are shown below:

$$\overline{Z}_a = \overline{E_{a, \bullet} \cdot (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0)}$$

$$\overline{Z}_b = \overline{E_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0)}$$

The 'F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

#### TRUTH TABLE

	ECT		INP	ОИТРИТ			
S <sub>0</sub>	S <sub>1</sub>	Ē	lo	Ιı	l <sub>2</sub>	lз	Z
X	Х	I	Х	Х	Х	Х	Н
L	L	L	L	Χ	Х	Х	н
L	L	L	Н	Х	Х	X	L
Н	L	L	X	L	Х	X	н
Н	L	L	Х	Н	Х	X	L
L	Н	L	Х	Х	L	Х	Н
L	Н	L	Х	Χ	Н	Х	L
Н	Н	L	Х	Х	Х	L	н
Н	Н	L	X	X	Х	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	PARAMETER			LIMITS		LINUTO	TECT OF	NIDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CC	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	ıt HIGH Voltage	
VIL	Input LOW Voltage			0.8	V	Guaranteed Inpu	ıt LOW Voltage		
VIK	Input Clamp Diode Voltage			-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN		
\/a	Output HIGH Voltage	54, 74	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V	
Vон	Output filder voitage	74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
					20		V <sub>IN</sub> = 2.7 V		
lН	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX	
ΊL	Input LOW Current	***			-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
Іссн	Bassas Sumbly Company			9.3	14	mA	V <sub>IN</sub> = Gnd		
CCL	Power Supply Current			13.3	20	IIIA	V <sub>IN</sub> = HIGH	V <sub>CC</sub> = MAX	

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

			54/74F		5-	4F	74	4F	
		T	A = +25°0	)	''	to +125°C		UNITS	
SYMBOL	PARAMETER		CC = +5.0		, 00	0 V ±10%	$V_{CC} = 5.0 \text{ V} \pm 10\%$		
		C <sub>L</sub> = 50 pF			C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.5	7.4	11	3.0	14	3.0	12.5	
tPHL	$S_n$ to $\overline{Z}_n$	3.0	7.0	8.5	2.5	11	2.5	9.5	ns
tPLH	Propagation Delay	2.5	5.0	7.0	2.0	10	2.0	8.0	
t <sub>PHL</sub>	Ē <sub>n</sub> to Z̄ <sub>n</sub>	3.0	5.0	7.0	2.5	9.0	2.5	8.0	ns
tPLH	Propagation Delay	2.5	4.9	7.0	2.0	9.0	2.0	8.0	
tPHL.	$I_n$ to $\overline{Z}_n$	1.5	3.0	3.5	1.0	5.0	1.0	4.0	ns



# DUAL 4-INPUT MULTIPLEXER (With 3-State Outputs)

**DESCRIPTION** — The MC54F/74F353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable  $(\overline{OE})$  inputs, allowing the outputs to interface directly with bus oriented systems.

- Inverted Version of 'F253
- Multifunction Capability
- Separate Enables for Each Multiplexer

**FUNCTIONAL DESCRIPTION** — The 'F353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs (S<sub>0</sub>, S<sub>1</sub>). The 4-input multiplexers have individual Output enable  $(\overline{OE}_a, \overline{OE}_b)$  inputs which, when HIGH, force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_a &= \overline{OE}_a \bullet (I_{Oa} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet \overline{S}_1 \bullet S_0) \\ \overline{Z}_b &= \overline{OE}_b \bullet (I_{Ob} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet S_0) \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

#### TRUTH TABLE


	ECT	DATA INPUTS				OUTPUT ENABLE	ОИТРИТ
S <sub>0</sub>	S <sub>1</sub>	l <sub>0</sub>	lι	l <sub>2</sub>	lз	ŌĒ	Z
х	Х	х	х	Х	Х	н	(Z)
L	L	L	Х	Х	Х	L	н
L	L	н	Х	Х	Х	L	L
н	L	х	L	Х	Х	L	н
н	L	x	н	х	Х	L	L
L	Н	x	Х	L	Х	L	н
L	Н	x	Х	Н	Х	L	L
н	Н	x	Х	Х	L	L	н
н	н	X	Х	Х	Н	L	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (Z) = High Impedance


Address inputs  $S_0$  and  $S_1$  are common to both sections.

## MC54F353 MC74F353

DUAL 4-INPUT MULTIPLEXER (With 3-State Outputs)




## CONNECTION DIAGRAM



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

## LOGIC DIAGRAM



## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 74	4.50	5.0	5.50	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-3.0	mA
loL	Output Current — Low	54, 74			24	mA

			54/74F		54	4F		4F	
			T <sub>A</sub> = +25°(	2	T <sub>A</sub> = -55	to +125°C	T <sub>A</sub> = 0	T <sub>A</sub> = 0 to +70°C	
SYMBOL	PARAMETER		CC = +5.0			0 V ±10%	00	0 V ±10%	UNITS
			$C_L = 50 pF$	=	CL=	50 pF	CL=	50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	3.5	8.0	11	3.0	14	3.0	12.5	ns
<sup>t</sup> PHL	S <sub>n</sub> to Z <sub>n</sub>	3.5	6.5	8.5	2.5	11	2.5	9.5	115
tPLH	Propagation Delay	2.5	5.6	7.0	2.0	9.0	2.0	8.0	
tPHL	I <sub>n</sub> to Z <sub>n</sub>	1.0	2.5	3.5	1.0	5.0	1.0	4.0	ns
tPZH	Output Enable Time	3.0	6.8	8.0	3.0	10.5	3.0	9.0	
tPZL	Output Enable Time	3.5	7.2	8.0	3.0	10.5	3.0	9.0	ns
tPHZ	Cutaut Disable Time	2.0	3.7	5.0	2.0	7.0	1.5	6.0	
tPLZ	Output Disable Time	2.0	4.4	6.0	1.5	8.0	1.5	7.0	

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED			LIMITS		LINUTC	TECT CO.	NDITIONS
STIVIBOL	PARAMETER		MIN	TYP	MAX	UNITS	IESI COI	NDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input	LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
		54	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	
Va	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V <sub>CC</sub> = 4.50 V
Vон	Output night voltage	74	2.5	3.3		V	IOH = -3.0 mA	
		74	2.7	3.3		V	IOH = -3.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN
lozh	Output OFF Current — HIG	Н			50	μА	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX
lozL	Output OFF Current — LOV	V			-50	μА	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX
1	I+ IIICII C				20		V <sub>IN</sub> = 2.7 V	\/ = <b>NAA</b> V
lН	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
IIL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
ICCH ICCL ICCZ	Power Supply Current			9.3 13.3 15	14 20 23	mA	$I_n$ , $S_n$ , $\overline{OE}_n$ =Gnd $I_n$ , $S_n$ = Gnd $\overline{OE}_n$ = 4.5 V	V <sub>CC</sub> = Max

#### NOTES:

<sup>1.</sup> For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.




# OCTAL TRANSPARENT LATCH (With 3-State Inputs)

**DESCRIPTION** — The MC54F/74F373 consists of eight latches with 3-state outputs for bus organized system applications. The flipflops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing


#### LOGIC SYMBOL



## MC54F373 MC74F373

# OCTAL TRANSPARENT LATCH (With 3-State Inputs)

FAST™ SCHOTTKY TTL



#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	V
_		54	-55	25	125	
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-3.0	mA
loL	Output Current — Low	54, 74			24	mA

FUNCTIONAL DESCRIPTION — The 'F373 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the  $D_{\Pi}$  inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable  $(\overline{OE})$  input. When  $\overline{OE}$  is LOW, the buffers are in the bi-state mode. When  $\overline{OE}$  is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

## 

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		LINUTC	TECT OF	NDITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TESTICC	INDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inpu	it HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	it LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
		54	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	
Vон	Output HIGH Voltage	54	2.4	3.3		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.50 V
		74	2.5	3.3		V	I <sub>OH</sub> = -3.0 mA	
		74	2.7	3.3		V	IOH = -3.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 24 mA	V <sub>CC</sub> = MIN
lozh	Output OFF Current — HIGH				50	μА	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX
IOZL	Output OFF Current — LOW				-50	μА	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX
					20	_	V <sub>IN</sub> = 2.7 V	.,
ΊΗ	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
IIL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
loon	Power Supply Current			35	55	mA	OE = 4.5 V	
ICCZ	(All Outputs OFF)			35	55	IIIA	D <sub>n</sub> , LE = Gnd	V <sub>CC</sub> = MAX

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

### **AC CHARACTERISTICS**

			54/74F		5	4F	7-	4F	
		1	T <sub>A</sub> = +25°			to +125°C		o +70°C	
SYMBOL	PARAMETER		V <sub>CC</sub> = +5.0 V			0 V ±10%	V <sub>CC</sub> = 5.0	0 V ±10%	UNITS
			CL = 50 p	F	CL=	50 pF	CL=	50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	3.0 2.0	5.3 3.7	7.0 5.0	3.0 2.0	8.5 7.0	3.0 2.0	8.0 6.0	ns
tPLH tPHL	Propagation Delay LE to On	5.0 3.0	9.0 5.2	11.5 7.0	5.0 3.0	15 8.5	5.0 3.0	13 8.0	ńs
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time	2.0 2.0	5.0 5.6	11 7.5	2.0 2.0	13.5 10	2.0 2.0	12 8.5	ns
tPHZ tPLZ	Output Disable Time	2.0 2.0	4.5 3.8	6.5 6.0	2.0 2.0	10 7.0	2.0 2.0	7.5 6.0	ns

### AC OPERATING REQUIREMENTS:

	1			5	4F	7.	4F		
SYMBOL	PARAMETER				T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10%		$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 10\%$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to LE	2.0 2.0			2.0 2.0		2.0 2.0		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, High or LOW D <sub>n</sub> to LE	3.0 3.0			3.0 3.0		3.0 3.0		ns
t <sub>W</sub> (H)	LE Pulse Width HIGH	6.0			6.0		6.0		ns



#### OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

**DESCRIPTION** — The MC54F/74F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable  $(\overline{OE})$  are common to all flip-flops.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications

FUNCTIONAL DESCRIPTION — the 'F374 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable  $\overline{(OE)}$  LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

#### **TRUTH TABLE**

INP	UTS	on.	TPUTS
Dn	СР	ŌĒ	On
Η	7	L	н
L		L	L
Х	Х	H	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


Z = High Impedance

## MC54F374 MC74F374

## OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)


FAST™ SCHOTTKY TTL

#### LOGIC SYMBOL



 $V_{CC} = Pin 20$ GND = Pin 10


#### CONNECTION DIAGRAM



J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)



## LOGIC DIAGRAM



### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 74	4.50	5.0	5.50	V
_	0 ii 4 li iT	54	-55	25	125	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ЮН	Output Current — High	54, 74			-3.0	mA
lOL	Output Current — Low	54, 74			24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Γ				<del></del>	<del> </del>
SYMBOL	PARAMETER		MIN	LIMITS TYP	MAX	UNITS	TEST CO	NDITIONS
VIH	Input HIGH Voltage		2.0		1017-00	V	Guaranteed Inpu	ut HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
		54	2.5	3.4			I <sub>OH</sub> = -1.0 mA	
Vон	Output HIGH Voltage	54	2.4	3.3		V	I <sub>OH</sub> = -3.0 mA	V <sub>CC</sub> = 4.50 V
		74	2.5	3.3		V	I <sub>OH</sub> = -3.0 mA	
		74	2.7	3.3		V	IOH = -3.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 24 mA	V <sub>CC</sub> = MIN
lozh	Output OFF Current — HIG	Н			50	μА	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX
lozL	Output OFF Current — LOV	V			-50	μΑ	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX
1	1				20		V <sub>IN</sub> = 2.7 V	V MAY
lН	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
IJL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
ICCL	Power Supply Current (All Outputs OFF)			55	86	mA	$D_n = Gnd$ $\overline{OE} = 4.5V$	VCC = MAX

#### NOTES.

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

#### AC CHARACTERISTICS

70 0117	IIIAOTEIIIOTIOO								
			54/74F		5	4F	7	4F	
		T <sub>A</sub> = +25°C				to +125°C	T <sub>A</sub> = 0 to +70°C		
SYMBOL	PARAMETER	v	CC = +5.0	V	V <sub>CC</sub> = 5.0 V ±10%		V <sub>CC</sub> = 5.0 V ±10%		UNITS
			CL = 50 pl	F	C <sub>L</sub> =	50 pF	C <sub>L</sub> =	50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Clock Frequency	100			60		70		MHz
tPLH	Propagation Delay	4.0	6.5	8.5	4.0	10.5	4.0	10	
tPHL	CP to On	4.0	6.5	8.5	4.0	11	4.0	10	ns
tPZH	0	2.0	9.0	11.5	2.0	14	2.0	12.5	
tPZL	Output Enable Time	2.0	5.8	7.5	2.0	10	2.0	8.5	ns
tPHZ	O Disable Time	2.0	5.3	7.0	2.0	8.0	2.0	8.0	
tPLZ	Output Disable Time	2.0	4.3	5.5	2.0	7.5	2.0	6.5	

### AC OPERATING REQUIREMENTS:

SYMBOL	PARAMETER	54/74F T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0 V			T <sub>A</sub> = -55	4F to +125°C 0 V ±10%		UNITS	
OTTO	1740/44/2120	MIN	TYP	MAX	MIN	MAX	MIN	MAX	00
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to CP	2.0 2.0			2.5 2.0		2.0 2.0		
t <sub>h</sub> (H)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	2.0 2.0			2.0 2.5		2.0 2.0		ns
t <sub>vv(H)</sub>	CP Pulse Width, HIGH or LOW	5.0 5.0			7.0 6.0		7.0 6.0		ns



#### PARALLEL D REGISTER WITH ENABLE


**DESCRIPTION** — The MC54F/74F378 is a 6-bit register with a buffered common enable. This device is similar to the 'F174, but with common Enable rather than common Master Reset.

The 'F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops.

When the  $\overline{E}$  input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the E input is HIGH the register will retain the present data independent of the CP input. This circuit is designed to prevent false clocking by transitions on the E input.

- 6-BIT HIGH-SPEED PARALLEL REGISTER
- POSITIVE EDGE-TRIGGERED D-TYPE INPUTS
- FULLY BUFFERED COMMON CLOCK AND ENABLE INPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**
- FULL TTL AND CMOS COMPATIBLE

## D<sub>2</sub> Dn D<sub>1</sub> $D_3$



LOGIC DIAGRAM

## TRUTH TABLE

	NPUTS		OUTPUT
Ē	CP	Dn	Q <sub>n</sub>
Н		х	No change
L		Н	н
L		L	L

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial


## MC54F378 MC74F378

#### **PARALLEL D REGISTER** WITH ENABLE

FAST™ SCHOTTKY TTL



#### CONNECTION DIAGRAM



# 4

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	V
TA	Operating Ambient Temperature Range	54 74	- 55 0	25 25	125 70	°C
Юн	Output Current — High	54, 74			- 1.0	mA
lOL	Output Current — Low	54, 74			20	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		LINUTC	TECT COL	NDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage		
$V_{\text{IL}}$	Input LOW Voltage				0.8	V	Guaranteed Input I	OW Voltage	
VIK	Input Clamp Diode Voltage				- 1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
V	Outros UICH Valtara	54, 74	2.5			V	$I_{OL} = -1.0 \text{ mA}$	V <sub>CC</sub> = 4.50 V	
VOH	Output HIGH Voltage	74	2.7			٧	$I_{OL} = -1.0 \text{ mA}$	V <sub>CC</sub> = 4.75 V	
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN	
t	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V_{IN}$	= 2.7 V	
lн	input nigh current				0.1	mA	$V_{CC} = MAX, V_{IN}$	= 7.0 V	
IIL	Input LOW Current				-0.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V		
los	Output Short Circuit Current (Note 2)		-60		- 150	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V		
<sup>I</sup> CC	Power Supply Current			30	45	mA	V <sub>CC</sub> = MAX, V <sub>CP</sub> = 0 V		

#### NOTES:

			54/74F		5	4F	7	4F	
SYMBOL	PARAMETER	Vo	$T_A = +25^{\circ}C$ $V_{CC} = +5.0 \text{ V}$ $C_L = 50 \text{ pF}$				$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V} \pm 10\%$ $C_L = 50 \text{ pF}$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Input Frequency	80	140		, 80		80		MHz
tPLH tPHL	Propagation Delay CP to Q <sub>n</sub>	3.0 3.5	5.5 6.0	7.5 8.5	3.0 3.5	9.5 10.5	3.0 3.5	8.5 9.5	ns

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

<sup>2.</sup> Not more than one output should be shorted at a time, nor for more than 1 second.

### **AC OPERATING REQUIREMENTS**

			54/74F		54	4F	7-	4F	
SYMBOL	PARAMETER		$A = +25^{\circ}$ $C = +5.0$		$T_A = -55$ $V_{CC} = 5.0$	to +125°C 0 V ±10%	$T_A = 0.0$ $V_{CC} = 5.0$	o +70°C 0 V ±10%	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW D <sub>n</sub> to CP	4.0 4.0			4.0 4.0		4.0 4.0		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	0.0 0.0			0.0 0.0		0.0		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW E to CP	6.0* 6.0*			6.0 6.0		6.0* 6.0*		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW E to CP	2.0 2.0			2.0 2.0		2.0 2.0		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	CP Pulse Width, HIGH or LOW	4.0 6.0			4.0 6.0		4.0 6.0		ns

<sup>\*</sup>This limit may vary among competitors.

#### AC TEST CIRCUIT




Fig. 1



## MC54F379 MC74F379


#### **QUAD PARALLEL REGISTER**

**DESCRIPTION** — The MC54F/74F379 is a 4-bit register with a buffered common enable. This device is similar to the 'F175 but features the common Enable rather than common Master Reset.

The 'F379 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and  $\overline{\mathbf{Q}}$  outputs. The Clock (CP) and Enable ( $\overline{\mathbf{E}}$ ) inputs are common to all flip-flops. When  $\overline{\mathbf{E}}$  is HIGH, the register will retain the present data independent of the CP input. The  $D_{n}$  and  $\overline{\mathbf{E}}$  inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed. This circuit is designed to prevent false clocking by transitions on the  $\overline{\mathbf{E}}$  input.

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- BUFFERED COMMON ENABLE INPUT
- TRUE AND COMPLEMENT OUTPUTS

#### LOGIC DIAGRAM




#### TRUTH TABLE

	INPUT	S	OUTI	PUTS
Ē	СР	Dn	Qn	$\overline{Q}_n$
Н		Х	NC	NC
L		Н	H	L
L		L	L	Н


H = HIGH Voltage Level X = Immaterial L = LOW Voltage Level NC = No Change

# QUAD PARALLEL REGISTER WITH ENABLE

FAST™ SCHOTTKY TTL



#### CONNECTION DIAGRAM



**GUARANTEED OPERATING RANGES** 

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
v <sub>cc</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	v
TA	Operating Ambient Temperature Range	54 74	- 55 0	25 25	125 70	°C
loн	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED			LIMITS		UNITS	TECT COL	UDITIONS
STIMBUL	PARAMETER		MIN	TYP	MAX	UNITS	IEST COI	NDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input I	HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input I	.OW Voltage
VIK	Input Clamp Diode Voltage				- 1.2	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =	– 18 mA
.,,	0	54, 74	2.5			V	$I_{OL} = -1.0 \text{ mA}$	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7			٧	$I_{OL} = -1.0 \text{ mA}$	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage				0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
f	In a second like the contract of the contract				20	μΑ	$V_{CC} = MAX, V_{IN}$	= 2.7 V
lΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{IN}$	= 7.0 V
ηL	Input LOW Current				-0.6	mA	$V_{CC} = MAX, V_{IN}$	= 0.5 V
los	Output Short Circuit Current (Note 2)		- 60		- 150	mA	$V_{CC} = MAX, V_{OUT} = 0 V$	
lcc	Power Supply Current			28	40	mA	V <sub>CC</sub> = MAX, D =	Ē = GND, CP =_□

## NOTES:

			54/74F		54	4F	74	4F	
SYMBOL	PARAMETER	V <sub>C</sub>	$T_A = +25^{\circ}C$ $V_{CC} = +5.0 V$ $C_L = 50 pF$				$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$ $C_L = 50 \text{ pF}$		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>	Maximum Clock Frequency	100	140		90		100		MHz
tPLH tPHL	Propagation Delay CP to $Q_n$ , $\overline{Q}_n$	3.5* 5.0	5.0 6.5	6.5 8.5	3.5 5.0	8.5 10.5	3.5* 5.0	7.5 9.5	ns

<sup>1.</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

2. Not more than one output should be shorted at a time, nor for more than 1 second.

### AC OPERATING REQUIREMENTS

			54/74F		54	4F	74	4F	
SYMBOL	PARAMETER		$A = +25^{\circ}$ $C = +5.0^{\circ}$		$T_A = -55$ $V_{CC} = 5.0$	to +125°C 0 V ±10%	T <sub>A</sub> = 0 t V <sub>CC</sub> = 5.	to +70°C .0V ±10%	UNITS
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set up Time, HIGH or LOW D <sub>n</sub> to CP	3.0 3.0			3.0 3.0		3.0 3.0		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	1.0 1.0			1.0 1.0		1.0 1.0		ns
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW E to CP	6.0 6.0			6.0 6.0		6.0 6.0		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW E to CP	2.0* 2.0*			2.0 2.0		2.0* 2.0*		ns
t <sub>W</sub> (H) t <sub>W</sub> (L)	CP Pulse Width, HIGH or LOW	4.0 5.0			4.0 5.0		4.0 5.0		ns

<sup>\*</sup>This limit may vary among competitors.

#### **AC TEST CIRCUIT**




Fig. 1



## MC54F381 MC74F381


## Advance Information

#### 4-BIT ARITHMETIC LOGIC UNIT

**DESCRIPTION** — The MC54F/74F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. Carry Propagate and Generate outputs are provided for use with the 'F182 Carry Lookahead Generator for high-speed expansion to longer word lengths. For ripple expansion, refer to the 'F382 ALU data sheet.


- Low Input Loading Minimizes Drive Requirements
- Performs Six Arithmetic and Logic Functions
- Selectable Low (Clear) and High (Preset) Functions
- Carry Generate and Propagate Outputs for use with Carry Lookahead Generator

#### LOGIC SYMBOL



### **4-BIT ARITHMETIC LOGIC UNIT**


**FAST™** SCHOTTKY TTL



#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	V
T.	C i A Li IT I I I I I	54	-55	25	125	00
TA	Operating Ambient Temperature Range	74	0	25	70	°C
ПОН	Output Current — High	54, 74			-1.0	mA
lOL	Output Current — Low	54, 74			20	mA

## LOGIC DIAGRAM



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETED			LIMITS		LIMITO	TEST CON	IDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	1551 CO	ADITIONS .
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input	HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Input LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
Val	Output HIGH Voltage	54, 74	2.5	3.4		٧	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7	3.4		V	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 20 mA	V <sub>CC</sub> = MIN
	1				20	μΑ	V <sub>IN</sub> = 2.7 V	VNAAY
lН	Input HIGH Current				100	μА	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
IIL	Input LOW Current SO - S2 Inputs Other Inputs				-0.6 - 2.4	mA mA	V <sub>IN</sub> = 0.5 V V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
Icc	Power Supply Current			59	89	mA	S <sub>0</sub> -S <sub>2</sub> = GND; Other Inputs HIGH	V <sub>CC</sub> = MAX

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

**FUNCTIONAL DESCRIPTION** — Signals applied to the Select inputs  $S_0 - S_2$  determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active-HIGH or active-LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active-HIGH operands, LOW for active-LOW operands) into the  $C_0$  input of the least significant package.

The Carry Generate  $(\overline{G})$  and Carry Propagate  $(\overline{P})$  outputs supply input signals to the 'F182 carry lookahead generator for expansion to longer word length, as shown in Figure A. Note that an 'F382 ALU is used for the most significant package. Typical delays for Figure A are given in Figure B.

#### **FUNCTION SELECT TABLE**

	SELECT	OPERATION			
S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	G. 2		
L	L	L	Clear		
н	L	L	B Minus A		
L	н	L	A Minus B		
н	н	L	A Plus B		
L	L	н	А⊕В		
н	L	н	A + B		
L	н	Н	AB		
Н	Н	Н	Preset		

H = HIGH Voltage Level

L = LOW Voltage Level






FIGURE B — 16-Bit Delay Tabulation

PATH SEGMENT	TOWARD F	OUTPUT Cn + 4, OVR
A <sub>1</sub> or B <sub>1</sub> to P P <sub>1</sub> to C <sub>n+j</sub> ('F182) C <sub>n</sub> to F C <sub>n</sub> to C <sub>n+4</sub> , OVR	7.2 ns 6.2 ns 8.1 ns —	7.2 ns 6.2 ns — 8.0 ns
Total Delay	21.5 ns	21.4 ns

SYMBOL			54/74F		5	4F	7	UNITS	
			T <sub>A</sub> = +25°	С	T <sub>A</sub> = -55	to +125°C	T <sub>A</sub> = 0		
	PARAMETER		/ <sub>CC</sub> = +5.0 C <sub>L</sub> = 50 p			0 V ±10% 50 pF	V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH	Propagation Delay	2.5	8.1	10.5	2.5	15	2.5	11.5	ns
tPHL	C <sub>n</sub> to F <sub>i</sub>	2.5	5.7	8.0	2.5	11.5	2.5	9.0	
tPLH	Propagation Delay	4.0	10.4	13.5	4.0	19	4.0	14.5	ns
tPHL	Any A or B to Any F	3.0	8.2	11	3.0	15.5	3.0	12	
tPLH	Propagation Delay	4.5	8.3	11	4.5	15.5	4.5	12	ns
TPHL	S <sub>i</sub> to F <sub>i</sub>	4.0	8.2	11	4.0	15.5	4.0	12	
tPLH	Propagation Delay	3.5	6.4	9.0	3.5	12.5	3.5	10	ns
tPHL	A <sub>i</sub> or B <sub>i</sub> to G	4.0	6.8	10	4.0	14	4.0	11	
tPLH	Propagation Delay	4.0	7.2	10.5	4.0	15	4.0	11.5	ns
tPHL	A <sub>i</sub> or B <sub>i</sub> to P	3.5	6.5	9.5	3.5	13	3.5	10.5	
tPLH	Propagation Delay	4.0	7.8	10.5	4.0	15	4.0	11.5	ns
tPHL	S <sub>i</sub> to G or P	4.5	10.2	13.5	4.5	19	4.5	14.5	

## TRUTH TABLE

	INPUTS					OUTPUTS						
FUNCTION	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	Cn	An	Bn	Fo	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	G	P
CLEAR	0	0	0	Х	Х	Х	0	0	0	0	0	0
B MINUS A	1	0	0	0 0 0	0 0 1 1	0 1 0 1	1 0 0 1	1 1 0 1	1 1 0 1	1 1 0 1	1 0 1 1	0 0 1 0
				1 1 1	0 0 1 1	0 1 0 1	0 1 1 0	0 1 0 0	0 1 0 0	0 1 0 0	1 0 1	0 0 1 0
A MINUS B	0	1	0	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	1 0 0 1 0 1 1	1 0 1 1 0 0 1	1 0 1 1 0 0 1	1 0 1 1 0 0 1	1 0 1 1 1 0	0 1 0 0 0 1 0
A PLUS B	1	1	0	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	0 1 1 0 1 0 0	0 1 1 1 0 0 0	0 1 1 1 0 0 0	0 1 1 1 0 0 0	1 1 0 1 1 1 0	1 0 0 0 1 0 0
А⊕В	0	0	1	X X X	0 0 1 1	0 1 0 1	0 1 1 0	0 1 1 0	0 1 1 0	0 1 1 0	1 1 1 0	1 1 0 0
A + B	1	0	1	X X X	0 0 1 1	0 1 0 1	0 1 1 1	0 1 1 1	0 1 1	0 1 1 1	1 1 1	1 1 1 0
AB	0	1	1	X X X	0 0 1 1	0 1 0 1	0 0 0 1	0 0 0 1	0 0 0 1	0 0 0 1	0 1 0 1	0 1 0 0
PRESET	1	1	1	X X X	0 0 1 1	0 1 0 1	1 1 1	1 1 1 1	1 1 1 1	1 1 1	1 1 1 1	1 1 1 0


<sup>1 =</sup> HIGH Voltage Level 0 = LOW Voltage Level X = Immaterial



#### 8-BIT IDENTITY COMPARATOR

**DESCRIPTION** — The MC54F/74F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input  $\overline{I}_A = B$  also serves as an active-LOW enable input.


- Ocmpares Two 8-Bit Words in 6.5 ns Typ
- Expandable to Any Word Length
- 9 20-Pin Package




## MC54F521 MC74F521

### **8-BIT IDENTITY COMPARATOR**

FAST™ SCHOTTKY TTL







J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
$v_{CC}$	Supply Voltage	54, 74	4.50	5.0	5.50	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Іон	Output Current — High	54, 74			-1.0	mA
loL	Output Current — Low	54, 74			20	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST OF	NDITIONS
STIVIBUL	FARAIVIETER		MIN	TYP	MAX	UNITS	1251 CC	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inpu	it HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	it LOW Voltage
VIK	Input Clamp Diode Voltage	)			-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
1/	0. 4	54, 74	2.5	3.4		V	<sup>1</sup> OH = -1.0mA	V <sub>CC</sub> = 4.50 V
VOH	Output HIGH Voltage	74	2.7	3.4		٧	I <sub>OH</sub> = -1.0 mA	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 20 mA	V <sub>CC</sub> = MIN
чн	Input HIGH Current				20	μΑ	V <sub>IN</sub> = 2.7 V	Vcc = MAX
чн	input high current				100	μΑ	V <sub>IN</sub> = 7.0 V	ACC - MAX
IL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V CC = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
Іссн	Power Supply Current			24	36		Ī <sub>Δ</sub> = B = Gnd	VCC = MAX
ICCL	Tower oupply current			15.5	23	mA	IA - B - Gild	VCC = IVIAX

# NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

### TRUTH TABLE

	Inputs	Output						
1A = B	TA = B A, B							
L	L A = B*							
L	A ≠ B	Н						
Н	A = B*	Н						
Н	A ≠ B	Н						

H = HIGH Voltage Level

L = LOW Voltage Level


 $*A_0 = B_0$ ,  $A_1 = B_1$ ,  $A_2 = B_2$ , etc.

# **AC CHARACTERISTICS**


		54/74F			5-	4F	74	4F		
SYMBOL	PARAMETER	V	A = +25°( CC = +5.0 CL = 50 pF	V	V <sub>CC</sub> = 5.	T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10% C <sub>L</sub> = 50 pF		1 "		
	;	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
tPLH tPHL	Propagation Delay $A_n$ or $B_n$ to $\overline{O}_A = B$	2.5 3.0	6.5 6.5	10 10	2.5 3.0	15 12	2.5 3.0	11 11	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay $\overline{A} = B$ to $\overline{A} = B$	2.5 3.5	4.5 5.0	6.5 9.0	2.5 3.5	8.5 10	2.5 3.5	7.5 10	ns	

# **APPLICATIONS**

# Ripple Expansion



# Parallel Expansion





# OCTAL TRANSPARENT LATCH (With 3-State Outputs)

**DESCRIPTION** — The MC54F/74F533 consists of eight latches with 3-state outputs for bus organized system applications. The flipflops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable ( $\overline{\text{OE}}$ ) is LOW. When  $\overline{\text{OE}}$  is HIGH the bus output is in the high-impedance state. The F533 is the same as the F373, except that the outputs are inverted. For description and logic diagram please see the F373 data sheet.


- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing

# 

# MC54F533 MC74F533

# OCTAL TRANSPARENT LATCH (With 3-State Outputs)

FAST™ SCHOTTKY TTL



## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54, 7.4.	4.50	5.0	5.50	V
т.	Operating Ambient Temperature Bongs	54	-55	25	125	°C
TA	Operating Ambient Temperature Range	74	0	25	70	"
ЮН	Output Current — High	54, 74			-3.0	mA
lOL	Output Current — Low	54, 74			24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		LINITO	TECT OF	MOITIONO	
31 WIBOL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CC	NDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage		
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	t LOW Voltage	
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN	
	. 54		2.5	3.4		V	I <sub>OH</sub> = -1.0 mA		
Voн	Output HIGH Voltage	54	2.4	3.3		V	IOH = -3.0 mA	V <sub>CC</sub> = 4.50 V	
		74	2.5	3.3		V	IOH = -3.0 mA		
		74	2.7	3.3		V	IOH = =3.0 mA	V <sub>CC</sub> = 4.75	
VOL	Output LOW Voltage			0.35	0.5	V	IOL = 24 mA	V <sub>CC</sub> = MIN	
lozh	Output OFF Current — HIGH	1			50	μΑ	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX	
lozL	Output OFF Current — LOW	,			-50	μΑ	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX	
l	Innut HICH Current				20	μА	V <sub>IN</sub> = 2.7 V	\/ NAAY	
ΊΗ	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX	
հլ <u>լ</u>	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V <sub>CC</sub> = MAX	
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX	
ICCZ	Power Supply Current			41	61	mA	OE = 4.5 V D <sub>n</sub> , LE = Gnd	V <sub>CC</sub> = MAX	

# NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS

			54/74F		54	lF.	7-	4F	
		T <sub>A</sub> = +25°C			$T_A = -55$	$T_A = -55 \text{ to } +125^{\circ}\text{C}$		$T_A = 0 \text{ to } +70^{\circ}\text{C}$	
SYMBOL	PARAMETER	V	V <sub>CC</sub> = +5.0 V			$V_{CC} = 5.0 V \pm 10\%$		V <sub>CC</sub> = 5.0 V ±10%	
			CL = 50 pf	•	C <sub>L</sub> =	50 pF	C <sub>L</sub> =	50 pF	
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
tPLH tPHL	Propagation Delay D <sub>n</sub> to O <sub>n</sub>	4.0 3.0	6.9 5.2	9.0 7.0	4.0 3.0	12 9.0	4.0 3.0	10 8.0	ns
tPLH tPHL	Propagation Delay LE to On	5.0 3.0	8.5 5.6	11 7.0	5.0 3.0	14 9.0	5.0 3.0	13 8.0	ns
tPZH tPZL	Output Enable Time	2.0 2.0	7.7 5.1	10 6.5	2.0 2.0	12.5 9.0	2.0 2.0	11 7.5	ns
tPHZ tPLZ	Output Disable Time	2.0 2.0	4.7 4.1	6.0 5.5	2.0 2.0	8.5 7.5	2.0 2.0	7.0 6.5	ns

# AC CHARACTERISTICS

			54/74F			54F		4F	
SYMBOL	PARAMETER					$T_A = -55 \text{ to } +125^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$		$T_A = 0 \text{ to } +70^{\circ}\text{C}$ $V_{CC} = 5.0 \text{ V } \pm 10\%$	
		MIN			MIN	MAX	MIN	MAX	
	Setup Time, HIGH or LOW D <sub>n</sub> to LE	2.0 2.0			2.0 2.0		2.0 2.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW D <sub>n</sub> to LE	3.0 3.0			3.0 3.0		3.0 3.0		ns
t <sub>W</sub> (H)	LE Pulse Width HIGH	6.0			6.0		6.0		ns




# OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)

**DESCRIPTION** — The MC54F/74F534 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable ( $\overline{\text{OE}}$ ) are common to all flip-flops. The 'F534 is the same as the 'F374 except that the outputs are inverted.

- Edge-triggered D-Type Inputs
- Buffered Positive Edge-triggered Clock
- 3-State Outputs for Bus Oriented Applications

#### LOGIC SYMBOL




V<sub>CC</sub> = Pin 20 GND = Pin 10

# MC54F534 MC74F534

OCTAL D-TYPE FLIP-FLOP (With 3-State Outputs)


FAST™ SCHOTTKY TTL



### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54, 74	4.50	5.0	5.50	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74	1		-3.0	mA
loL	Output Current — Low	54, 74			24	mA

## LOGIC DIAGRAM



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

FUNCTIONAL DESCRIPTION — The 'F534 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-state true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable  $(\overline{OE})$  LOW, the contents of the eight flip-flops are available at the outputs. When the  $\overline{OE}$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}$  input does not affect the state of the flip-flops.

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CO	INDITIONS
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	1551 CC	CNOTTIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inpu	t HIGH Voltage
VIL	Input LOW Voltage				0.8	V	Guaranteed Inpu	t LOW Voltage
VIK	Input Clamp Diode Voltage				-1.2	V	I <sub>IN</sub> = -18 mA	V <sub>CC</sub> = MIN
		54	2.5	3.4		V	I <sub>OH</sub> = -1.0 mA	
Vон	Output HIGH Voltage 54		2.4	3.3		V	IOH = -3.0 mA	V <sub>CC</sub> = 4.50 V
		74	2.5	3.3		V	I <sub>OH</sub> = -3.0 mA	
		74	2.7	3.3		V	$I_{OH} = -3.0 \text{ mA}$	V <sub>CC</sub> = 4.75 V
VOL	Output LOW Voltage			0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>CC</sub> = MIN
lozh	Output OFF Current — HIGH	1			50	μΑ	V <sub>OUT</sub> = 2.7 V	V <sub>CC</sub> = MAX
lozL	Output OFF Current — LOW	'			-50	μА	V <sub>OUT</sub> = 0.5 V	V <sub>CC</sub> = MAX
	I				20		V <sub>IN</sub> = 2.7 V	\/ NAAY
ΙН	Input HIGH Current				100	μΑ	V <sub>IN</sub> = 7.0 V	V <sub>CC</sub> = MAX
IJL	Input LOW Current				-0.6	mA	V <sub>IN</sub> = 0.5 V	V CC = MAX
los	Output Short Circuit Current (Note 2)		-60		-150	mA	V <sub>OUT</sub> = 0 V	V <sub>CC</sub> = MAX
Iccz	Power Supply Current (All Outputs OFF)			55	86	mA	D <sub>n</sub> = Gnd OE = 4.5 V	V <sub>CC</sub> = MAX

#### NOTES:

- 1. For conditions such as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.
- 2. Not more than one output should be shorted at a time, nor for more than 1 second.

# AC CHARACTERISTICS

			54/74F		54	54F		74F	
			T <sub>A</sub> = +25°	С	T <sub>A</sub> = -55	to +125°C	$T_A = 0 t$	o +70°C	
SYMBOL	PARAMETER	\	/CC = +5.0	V	V <sub>CC</sub> = 5.0	O V ±10%	$V_{CC} = 5.0 \text{ V} \pm 10\%$		UNITS
			CL = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax	Maximum Clock Frequency	100			60		70	MHz	
tPLH	Propagation Delay	4.0	6.5	8.5	4.0	10.5	4.0	10	
<sup>t</sup> PHL	CP to On	4.0	6.5	8.5	4.0	11	4.0	10	ns
tPZH	0	2.0	9.0	11.5	2.0	14	2.0	12.5	
tPZL	Output Enable Time	2.0	5.8	7.5	2.0	10	2.0	8.5	
tPHZ	Control Binable Time	2.0	5.3	7.0	2.0	8.0	2.0	8.0	
tPLZ	Output Disable Time	2.0	4.3	5.5	2.0	7.5	2.0	6.5	ns

# AC OPERATING REQUIREMENTS

			54/74F		5	54F T <sub>A</sub> = -55 to +125°C V <sub>CC</sub> = 5.0 V ±10%			
SYMBOL	PARAMETER		T <sub>A</sub> = +25° ′cc = +5.0						
		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup Time, HIGH or LOW D <sub>n</sub> to CP	2.0 2.0			2.5 2.0		2.0 2.0		ns
th (H)	Hold Time, HIGH or LOW D <sub>n</sub> to CP	2.0 2.0			2.0 2.5		2.0 2.0		1.0
t <sub>W</sub> (H) t <sub>W</sub> (L)	CP Pulse Width HIGH or LOW	5.0 5.0			7.0 6.0		7.0 6.0		ns

# MC74F2960/ Am2960 MC74F2960-1/ Am2960-1

# **Advance Information**

#### ERROR DETECTION AND CORRECTION CIRCUIT

The MC74F2960 and MC74F2960-1 will be dual marked with the AMD part numbers Am2960 and Am2960-1 to indicate plug-in compatibility. However, the device will be referred to as the MC74F2960 in the remainder of this specification. The MC74F2960-1 is the speed selected version of MC74F2960 on the critical data paths and is a plug-in replacement for MC74F2960.

**DESCRIPTION** — The MC74F2960 Error Detection and Correction Unit (EDAC) contains the logic necessary to generate check bits on a 16-bit data field according to a modified Hamming Code, and to correct the data word when check bits are supplied. Operating on data read from memory, the MC74F2960 will correct any single bit error\* and will detect all double and some triple bit errors. For 16-bit words, 6 check bits are used. The MC74F2960 is expandable to operate on 32-bit words (7 check bits) and 64-bit words (8 check bits). In all configurations, the device makes the error syndrome available on separate outputs for data logging.

The MC74F2960 also features two diagnostic modes, in which diagnostic data can be forced into portions of the chip to simplify device testing and to execute system diagnostic functions. The product will be supplied in a 48-lead DIP package.


\*Double bit errors can also be corrected if at least one of the two errors is a hard error. This requires extra processor cycles.

- PIN AND FUNCTIONALLY COMPATIBLE WITH THE Am2960
- BOOSTS MEMORY RELIABILITY
- EXPANDABLE TO 64-BIT DATA WORDS
- BUILT-IN DIAGNOSTICS PERMITS SOFTWARE SYSTEM CHECK
- SEPARATE BYTE CONTROLS FACILITATE BYTE OPERATIONS
- COMPATIBLE WITH MC68000 AND OTHER PROCESSORS


16-BIT TIMING (WORST CASE) FOR THE MC74F2960-1 CHECK BIT GENERATION — 28 ns SINGLE ERROR DETECTION — 25 ns SINGLE ERROR CORRECTION — 52 ns

# ERROR DETECTION AND CORRECTION CIRCUIT

ADVANCED LOW POWER SCHOTTKY



## FIGURE 1 — BLOCK DIAGRAM



**TABLE 1. MAXIMUM RATINGS** 

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.5 to +7.0	V
Input Voltage (Except DATA <sub>0-15)</sub>	V <sub>in</sub>	-0.5 to +7.0	V
Input Voltage (DATA <sub>O-15)</sub>	V <sub>in</sub>	-0.5 to +5.5	V
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C
Junction Temperature	TJ	150	°C

**TABLE 2. THERMAL CHARACTERISTICS** 

Characteristic	Symbol	Value	Unit	
Thermal Resistance (MAX)	$\theta$ JA	40	°C/W	

**TABLE 3. GUARANTEED OPERATING RANGES** 


SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	4.75	5.0	5.25	٧
TA	Operating Ambient Temperature Range	0	25	70	°C
ЮН	Output Current — High			-0.8	mA
loL	Output Current — Low			8.0	mA

TABLE 4. DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVADOL	DADAME	ren		LIMITS		LINUTC	TEST COMPITIONS
SYMBOL	PARAMET	IEK	MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage	(1)	2.0			V	Guaranteed Input HIGH Voltage
VIL	Input LOW Voltage	(1)			0.8	V	Guaranteed Input LOW Voltage
VIK	Input Clamp Diode Vo	oltage			-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
Voн	Output HIGH Voltage		2.7			٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = -0.8 mA
VOL	Output LOW Voltage				0.5	V	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 8.0 mA
la =	Output Off	DATA <sub>0-15</sub>			70	μА	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 2.4 V
lozh	Current-HIGH	SC <sub>0-6</sub>			50	μА	VCC - MAX, VOUT - 2.4 V
lozi	Output Off	DATA <sub>0-15</sub>			-410	μΑ	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.5 V
lozL	Current-LOW	SC <sub>0-6</sub>			-50	μА	VCC = IVIAX, VOUT = 0.5 V
	Input High	DATA <sub>0-15</sub>			70	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
ΊΗ	Current	OTHERS			50	μΑ	VCC = IVIAX, VIN = 2.7 V
		ALL			1.0	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 5.5 V
1	Input Low	DATA <sub>0-15</sub>			-410	μΑ	V MAY V: O F V
IIL.	Current	OTHERS			-360	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.5 V
los	Short Circuit Current	-25		-85	mA	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0 V	
Icc	Power Supply Curren	t			400	mA	V <sub>CC</sub> = MAX

<sup>(1)</sup> These input levels provide zero noise immunity and should be tested only in a static, noise-free environment. (2) Not more than one output should be shorted at a time.

# FIGURE 2 — AC TEST FIXTURE



**TABLE 5. TEST OUTPUT LOADS** 

Pin	Pin Label	Pin Label R <sub>1</sub>			
_	D <sub>0</sub> -D <sub>15</sub>	430 Ω	1 kΩ		
24-30	SC <sub>0</sub> -SC <sub>6</sub>	430 Ω	1 kΩ		
32	ERROR	470 Ω	3 kΩ		
33	MULT ERROR	470 Ω	3 kΩ		

TABLE 6. AC CHARACTERISTICS (MAXIMUM LIMITS)

SYMBOL	PARAMET	ER	v <sub>cc</sub>	= 5.0 V±	:5%; T <sub>A</sub> :	= 0 to +7	'0°C; C <sub>L</sub> =	50 pF; U	NITS = n	ıs***
	From Input					<sup>1</sup> 0–15	ERF	ROR	MULT	ERROR
tPLH, tPHL	Propagation Delay		MC74F 2960	MC74F 2960-1	MC74F 2960	MC74F 2960-1	MC74F 2960	MC74F 2960-1	MC74F 2960	MC74F 2960-1
	DATA <sub>0-15</sub>		32	28	65*	52*	32	25	50	50
	CB <sub>0-6</sub> (CODE ID <sub>2-0</sub> 000, 011)		28	23	56	50	29	23	47	47
	CB <sub>0-6</sub> (CODE ID <sub>2-0</sub> 010, 100,	28	28	45	34	29	29	34	34	
	GENERATE		35	35	63	63	36	36	55	55
	CORRECT (Not Internal Control M	ode)	_	_	45	45	_	_	_	_
	DIAG MODE <sub>0-1</sub> (Not Internal Control M	50	50	78	78	59	59	75	75	
	PASS THRU (Not Internal Control M	36	36	44	44	29	29	46	46	
	CODE ID <sub>0-2</sub>	61	61	90	90	60	60	80	80	
	LE IN (From latched to transp	39	39	72*	72*	39	39	59	59	
	LE OUT (From latched to transp	parent)	_		31	31	_	_	_	
	LE DIAG (From latched to transp Not Internal Control Mo		45	45	78	78	45	45	65	65
	Internal Control Mode: LE DIAG (From latched to transp	parent)	67	67	96	96	66	66	86	86
	Internal Control Mode: DATA <sub>0-15</sub> (Via Diagnostic Latch)		67	67	96	96	66	66	86	86
tPZH,	Output Enable Time	OE BYTE 0, OE BYTE 1	_	_	30	30	_	_	_	_
		OE SC	30	30	_	_	_	_	_	_
tPHZ,	Output Disable Time	OE BYTE 0, OE BYTE 1	_	_	30	30		_	_	
		OE SC	30	30	_	_	_	_	_	_

<sup>\*</sup>Data In or LE In to Correct Data Out measurement requires timing as shown in Figure 3.


\*\*CL for tpzH, tpzL, tpHz and tpLz = 5.0 pF

\*\*\*Inputs switching between 0V and 3V at 1V/ns, measurements made at 1.5V. All outputs have maximum DC load.

TABLE 7. AC OPERATING REQUIREMENTS (MINIMUM LIMITS)

SYMBOL	PARAMETER			to +70°C .0 V ±5%	UNITS
			MC74F2960	MC74F2960-1	
t <sub>su</sub> th	Setup Time Hold Time	DATA <sub>0-15</sub> to LE IN	6 7	6 7	ns
t <sub>su</sub> t <sub>h</sub>	Setup Time Hold Time	CB <sub>0-6</sub> to LE IN	5 6	5 6	ns
t <sub>su</sub>	Setup Time Hold Time	DATA <sub>0-15</sub> to LE OUT	44 5	34 5	ns
t <sub>su</sub>	Setup Time Hold Time	CB <sub>0-6</sub> to LE OUT (Code ID 000, 011)	35 0	35 0	ns
t <sub>su</sub>	Setup Time Hold Time	CB <sub>0-6</sub> to LE OUT (Code ID 010, 100, 101, 110, 111)	27 0	27 0	ns
t <sub>su</sub>	Setup Time Hold Time	GENERATE to LE OUT	42 0	42 0	ns
t <sub>su</sub>	Setup Time Hold Time	CORRECT to LE OUT	26 1	26 1	ns
t <sub>su</sub>	Setup Time Hold Time	DIAG MODE <sub>0-1</sub> , to LE OUT	69 0	69 0	ns
t <sub>su</sub>	Setup Time Hold Time	PASS THRU to LE OUT	26 0	26 0	ns
t <sub>su</sub> t <sub>h</sub>	Setup Time Hold Time	CODE ID <sub>0-2</sub> , to LE OUT	81 0	81 0	ns
t <sub>su</sub> t <sub>h</sub>	Setup Time Hold Time	LE IN to LE OUT	51 5	51 5	ns
t <sub>su</sub> t <sub>h</sub>	Setup Time Hold Time	DATA <sub>0-15</sub> to LE DIAG	6 8	6 8	ns
tw	Minimum Pulse Width, High or Low	LE IN, LE OUT, or LE DIAG	15	15	ns

FIGURE 3 — TIMING REQUIRED for DATA IN (or LE IN) to CORRECTED DATA OUT



#### PIN DEFINITIONS

#### DATA<sub>0-15</sub>

16 bidirectional data lines. They provide input to the Data Input Latch and Diagnostic Latch, and receive output from the Data Output Latch, DATAO is the least significant bit; DATA15 the most significant.

#### CB<sub>0-6</sub>

Seven Check Bit input lines. The check bit lines are used to input check bits for error detection. They are also used to input syndrome bits for error correction in 32 and 64-bit configurations.

#### LE IN

Latch Enable — Data Input Latch. Controls latching of the input data. When HIGH the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state.

#### GENERATE

Generate Check Bits input. When this input is LOW the EDAC is in the Check Bit Generate Mode. When HIGH the EDAC is in the Detect Mode or Correct Mode.

In the Generate Mode the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs.

In the Detect or Correct Modes the EDAC detects single and multiple errors, and generates syndrome bits based upon the contents of the Data Input Latch and Check Bit Input Latch. In Correct Mode, single-bit errors are also automatically corrected — corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs and indicates in a coded form the number of errors and the bit-in-error.

# SC<sub>0-6</sub>

Syndrome/Check Bit outputs. These seven lines hold the check/partial-check bits when the EDAC is in Generate Mode, and will hold the syndrome/partial syndrome bits when the device is in Detect or Correct Modes. These are 3-state outputs.

#### OE SC

Output Enable — Syndrome/Check Bits. When LOW, the 3-state output lines  $SC_{0-6}$  are enabled. When HIGH, the SC outputs are in the high impedance state.

#### ERROR

Error Detected output. When the EDAC is in Detect or Correct Mode, this output will go LOW if one or more syndrome bits are asserted, meaning there are one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate Mode, ERROR is forced HIGH. (In a 64-bit configuration, ERROR must be externally implemented.)

#### **MULT ERROR**

Multiple Errors Detected output. When the EDAC is in Detect or Correct Mode, this output if LOW indicates that there are two or more bit errors that have been detected. If HIGH this indicates that either one or no errors have been detected. In Generate mode, MULT ERROR is forced HIGH.

(In a 64-bit configuration, MULT ERROR must be externally implemented.)

#### CORRECT

Correct input. When HIGH this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it onto the Data Output Latch. When LOW the EDAC will drive data directly from the Data Input Latch to the Data Output Latch without correction.

#### LE QUIT

Latch Enable — Data Output Latch. Controls the latching of the Data Output Latch. When LOW the Data Output Latch is latched to its previous state. When HIGH the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed through the correction network unchanged into the Data Output Latch. The inputs to the Data Output Latch are unspecified if the EDAC is in Generate Mode.

#### OE BYTE 0, OE BYTE 1

Output Enable — Bytes 0 and 1, Data Output Latch. These lines control the 3-state outputs for each of the two bytes of the Data Output Latch. When LOW these lines enable the Data Output Latch and when HIGH these lines force the Data Output Latch into the high impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output Latch at a time.

#### PASS THRU

Pass Thru input. This line when HIGH forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs (SCO $_6$ ) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch.

# DIAG MODE<sub>0-1</sub>

Diagnostic Mode Select. These two lines control the initialization and diagnostic operation of the EDAC.

#### CODE ID0-2

Code Identification inputs. These three bits identify the size of the total data word to be processed and which 16-bit slice of larger data words a particular EDAC is processing. The three allowable data word sizes are 16, 32 and 64-bits and their respective modified Hamming codes are designated 16/22, 32/39 and 64/72. Special CODE ID input 001 (ID2, ID1, ID0) is also used to instruct the EDAC that the signals CODE ID0–2, DIAG MODE0–1, CORRECT and PASS THRU are to be taken from the Diagnostic Latch, rather than from the input control lines.

#### LE DIAC

Latch Enable — Diagnostic Latch. When HIGH the Diagnostic Latch follows the 16-bit data on the input lines. When LOW the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits, and internal control signals for CODE  $ID_{0-2}$ , DIAG MODE $_{0-1}$ , CORRECT and PASS THRU.

#### **FUNCTIONAL DESCRIPTION**

The MC74F2960 contains the necessary logic to generate check bits on a 16-bit data field according to a modified Hamming code. This code allows the EDAC to 1) be cascaded, 2) detect all double bit errors, 3) detect RAM failure (all 1 or 0 data).

The EDAC may be configured to work on data words from 8- to 64-bits in length. When cascaded for word lengths in excess of 16 bits, each EDAC must know which bits it is processing. This is done with Code ID inputs as shown in Table 8. The Internal Control Mode is described later.

#### MODE SELECTION

The device control lines are GENERATE, CORRECT, PASS THRU, DIAG MODE<sub>0-1</sub> and CODE ID<sub>0-2</sub>. Table 9 lists the MC74F2960 modes of operation. The data flow for each of these modes is shown in Figures 4 through 7.

#### PASS THRU MODE

In this mode, the unmodified contents of the Data Input Latch are placed on the inputs of the Data Output Latch and the contents of the Check Bit Input Latch are placed on the SC outputs. ERROR and MULT ERROR are forced HIGH in this mode.

#### GENERATE MODE

In this mode check bits will be generated that correspond to the contents of the Data Input Latch. The check bits generated are placed on the SC outputs.

#### DETECT MODE

In this mode the device examines the contents of the Data Input Latch against the Check Bit Input Latch, and will detect all single-bit errors, all double-bit errors and some triple-bit errors. If one or more errors are detected, <a href="MRROR">ERROR</a> goes LOW. If two or more errors are detected, <a href="MULT ERROR">MULT ERROR</a> goes LOW. Both error indicators are HIGH if there are no errors.

Also available on the SC outputs are the syndrome bits generated by the error detection step. The syndrome bits may be decoded to determine if a bit error was detected and, for single-bit errors, which of the data or check bits is in error.

In Detect Mode, the contents of the Data Input Latch are driven directly to the inputs of the Data Output Latch without correction.

#### CORRECT MODE

In this mode, the EDAC functions the same as in Detect Mode except that the correction network is allowed to correct (complement) any single-bit error of the Data Input Latch before putting it onto the inputs of the Data Output Latch. If multiple errors are detected, the output of the correction network is unspecified

If the single-bit error is a check bit there is no automatic correction. If check bit correction is desired, this can be done by placing the device in GENERATE MODE to produce a correct check bit sequence for the data in the Data Input Latch.

# DIAGNOSTIC GENERATE DIAGNOSTIC DETECT DIAGNOSTIC CORRECT

These are special diagnostic modes where check bits loaded into the Diagnostic Latch are substituted for either normal check bit inputs or outputs.

#### INITIALIZE

The inputs of the Data Output Latch are forced to zeroes. The check bit outputs (SC) are generated to correspond to the all-zero data. ERROR and MULT ERROR are forced HIGH in the initialize Mode.

Initialize Mode is useful after power up when RAM contents are random. The EDAC may be placed in initialize mode and its' outputs written into all memory locations by the processor.

#### INTERNAL CONTROL MODE

When in the internal control mode, the EDAC takes the CODE  $\mathrm{ID}_{0-2}$ , DIAG  $\mathrm{MODE}_{0-1}$ , CORRECT and PASS THRU control signals from the Internal Diagnostic Latch rather than from the external input lines or Memory Controller.

TABLE 8. HAMMING CODE AND SLICE IDENTIFICATION

	CODE ID <sub>2</sub>	CODE ID <sub>1</sub>	CODE ID <sub>0</sub>	Hamming Code and Slice Selected
ı	0	0	0	Code 16/22
	0	0	1	Internal Control Mode
	0	1	0	Code 32/39, Bytes 0 and 1
	0	1	1	Code 32/39, Bytes 2 and 3
ı	1	0	0	Code 64/72, Bytes 0 and 1
1	1	0	1	Code 64/72, Bytes 2 and 3
1	1	1	0	Code 64/72, Bytes 4 and 5
	1	1	1	Code 64/72, Bytes 6 and 7

### TABLE 9. F2960 MODES OF OPERATION

		CONTROL INPUTS*										
OPERATING MODE*	DIAG MODE 1	DIAG MODE 0	PASS THRU	GENERATE	CORRECT							
PASS THRU	X	X	1	X	X							
GENERATE	X	0	0	0	Х							
DETECT	0	X	0	1	0							
CORRECT	0	Х	0	1	1							
DIAGNOSTIC GENERATE	0	1	0	0	X							
DIAGNOSTIC DETECT	1	0	0	1	0							
DIAGNOSTIC CORRECT	1	0	0	1	1							
INITIALIZE	1	1	0	Х	Х							

<sup>\*</sup>The internal control mode overrides control inputs (See Text).



FIGURE 4 — CHECK BIT GENERATION




FIGURE 5 — ERROR DETECTION AND CORRECTION




FIGURE 6 — DIAGNOSTIC CHECK BIT GENERATION





FIGURE 7 — DIAGNOSTIC DETECT AND CORRECT



#### **CASCADING THE MC74F2960**

The system configuration, as well as the specific function of various F2960 inputs and outputs, varies slightly depending upon the width of the data word.

The system configuration for 16-bit, 32-bit and 64-bit data words is shown in Figures 8, 9 and 10. In addition, accompanying figures and tables indicate the memory word format, diagnostic latch format, check bit encode, syndrome decode and ac calculations for each configuration.


When cascading to 32- or 64-bit configurations, syndrome bits must be fed back to the check bit inputs to correct an erroneous data word. Figure 9 and Table 18

illustrate the use of a 3-state buffer to control the multiplexing of check bits and syndrome bits into the EDAC(s).

Cascading to a 64-bit configuration requires additional MSI logic to generate a portion of the Syndrome and also the ERROR flag. The implementation shown in Figure 10 results in a different meaning for the MULT ERROR flag than in other configurations. MULT ERROR is HIGH if no errors or a 1-bit error is detected, but it is also HIGH for some 2-bit errors. In order to determine if an error is correctable, a DOUBLE ERROR output indicates that 2 errors have been detected when HIGH. Otherwise DOUBLE ERROR is Low.

#### 16-BIT DATA WORD WIDTH

**TABLE 10. 16-BIT DATA FORMAT** 



Uses Modified Hamming Code 16/22

- 16 data bits
- 6 check bits
- 22 bits in total

#### FIGURE 8 — 16-BIT CONFIGURATION




TABLE 11. 16-BIT MODIFIED HAMMING CODE — CHECK BIT ENCODE CHART

Generated Check								F		ipatin a Bits							
Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CX	Even (XOR)		Х	Х	X		Х			Х	Х		Х			Х	
CO	Even (XOR)	X	Х	Х		X		Х		X		Х		Х			
C1	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		Х
C2	Odd (XNOR)	х	Х				Х	X	Х				Х	х	Х		
C4	Even (XOR)			Х	х	Х	Х	Х	Х							х	Х
C8	Even (XOR)									Х	Х	Х	Х	Х	Х	х	X

The check bit is generated as either an XOR or XNOR of the eight data bits noted by an "X" in the table.

TABLE 12. SYNDROME DECODE TO BIT-IN-ERROR

Synd Bits	rome	•	S8 S4 S2	0 0 0	1 0	0 1 0	1 1 0	0 0 1	1 0 1	0 1 1	1 1 1
SX	S0	S1									
0	0	0		*	C8	C4	Т	C2	Т	T	М
0	0	1		C1	Т	Т	15	T	13	7	Т
0	1	0		СО	Т	Т	М	Т	12	6	Т
0	11	1		Т	10	4	Т	0	Т	Т	Ν
1	0	0		СХ	Т	Т	14	Т	11	5	Т
1	0	1		Т	9	3	T	М	Т	Т	Ν
1	1	0		Т	8	2	Т	1	Т	Т	М
1	1	1		М	Т	Т	M	Т	Μ	М	Т

<sup>\* -</sup> no errors detected

Number — the location of the single bit-in-error

TABLE 13. DIAGNOSTIC LATCH LOADING --- 16-BIT FORMAT

Data Bit	Internal Function
0	Diagnostic Check Bit X
1	Diagnostic Check Bit 0
2	Diagnostic Check Bit 1
3	Diagnostic Check Bit 2
4	Diagnostic Check Bit 4
5	Diagnostic Check Bit 8
6, 7	Don't Care
8	CODE ID 0
9	CODE ID 1
10	CODE ID 2
11	DIAG MODE 0
12	DIAG MODE 1
13	CORRECT
14	PASS THRU
15	Don't Care

## 32-BIT DATA WORD WIDTH

TABLE 14. SYNDROME DECODE TO BIT-IN-ERROR

İ					l							
		rome		S16 S8 S4	0 0	1 0 0	0 1 0	1 1 0	0 0 1	1 0 1	0 1 1	1 1
sx	S0	S1	S2		1	Ĺ	١	1	1		1	
0	0	0	0			C16	С8	Т	C4	Т	Т	30
0	0	0	1		C2	T	T	27	Т	5	M	T
0	0	1	0		C1	Т	T	25	Т	3	15	Т
0	0	1	1		Т	М	13	Т	23	T	Т	М
0	1	0	0		CO	T	Т	24	Т	2	М	Т
0	11	0	1		Т	1	12	Т	22	Т	T	М
0	1	1	0		Т	M	10	Т	20	Т	Т	М
0	11	1	1		16	Т	Т	М	Т	М	М	Т
1	0	0	0		СХ	Т	Т	М	Т	Μ	14	Т
1	0	0	1		Т	M	11	T	21	Т	T	М
1	0	1	0		T	М	9	Т	19	Т	Т	31
1	0	1	1		M	Т	Т	29	Т	7	М	Т
1	1	0	0		Т	М	8	T	18	T	Т	М
1	1	0	1		17	Т	Т	28	Т	6	Δ	Т
_1	1	1	0		М	T	Τ	26	Т	4	М	Т
1	1	1	1		Т	0	М	Т	Μ	Т	Т	М

<sup>\* —</sup> no errors detected

Number — the location of the single bit-in-error

T — two errors detected

 $\mathsf{M}-\mathsf{three}$  or more errors detected

TABLE 15. DIAGNOSTIC LATCH LOADING - 32-BIT FORMAT

Data Bit	Internal Function
0	Diagnostic Check Bit X
1	Diagnostic Check Bit O
2	Diagnostic Check Bit 1
3	Diagnostic Check Bit 2
4	Diagnostic Check Bit 4
5	Diagnostic Check Bit 8
6	Diagnostic Check Bit 16
7	Don't Care
88	Slice 0/1 — CODE ID 0
9	Slice 0/1 — CODE ID 1
10	Slice 0/1 — CODE ID 2
11	Slice 0/1 — DIAG MODE 0
12	Slice 0/1 — DIAG MODE 1
13	Slice 0/1 — CORRECT
14	Slice 0/1 — PASS THRU
15	Don't Care
16-23	Don't Care
24	Slice 2/3 — CODE ID 0
25	Slice 2/3 — CODE ID 1
26	Slice 2/3 — CODE ID 2
27	Slice 2/3 — DIAG MODE 0
28	Slice 2/3 — DIAG MODE 1
29	Slice 2/3 — CORRECT
30	Slice 2/3 — PASS THRU
31	Don't Care

T — two errors detected

M — three or more errors detected


TABLE 15. 32-BIT DATA FORMAT

		D/	ATA				СН	ECK BI	TS		
	BYTE 3	BYTE 2	BYTE 1	BYTE O	сх	со	C1	C2	C4	С8	C16
3		23 16	15 8	7	n.						

Uses Modified Hamming Code 32/39

- 32 data bits
- 7 check bits
- 39 bits in total

FIGURE 9 — 32-BIT CONFIGURATION



\*Check Bit Latch is Forced Transparent in this Code ID Combination for this Slice.

TABLE 16. 32-BIT MODIFIED HAMMING CODE — CHECK BIT ENCODE CHART

Generated Check							F	Partic	ipatir	ng Da	ta Bi	ts					
Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
CX	Even (XOR)	×	-			Х		Х	Х	Х	Х		Х			Х	
CO	Even (XOR)	X	X	X		Х		Х		Х		Х		Х			
C1	Odd (XNOR)	X			Х	Х			Х		Х	Х			Х		Х
C2	Odd (XNOR)	X	Х				Х	X	Х				Х	Х	Х		
C4	Even (XOR)			X	Х	Х	X	Х	Х							Х	Х
C8	Even (XOR)									Х	Х	Х	Х	X	Х	X	Х
C16	Even (XOR)	X	Х	Х	X	Х	Х	Х	Х					•			

Generated Check							F	Partic	ipatir	ıg Da	ta Bi	ts					
Bits	Parity	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
CX	Even (XOR)		×	Х	Х		Х					Х		Х	Х		Х
CO	Even (XOR)	X	Х	Х		Х		Х		Х		Х		X			
C1	Odd (XNOR)	Х			Х	Х			Х		Х	Х			X		Х
C2	Odd (XNOR)	X	Х				Х	X	Х				X	Х	X		
C4	Even (XOR)			X	Х	Х	×	Х	Х							X	Х
C8	Even (XOR)									X	×	X	×	X	×	X	Х
C16	Even (XOR)									Х	X	Х	Х	Х	X	X	X

TABLE 17. KEY AC CALCULATIONS FOR THE 32-BIT CONFIGURATION

Prop	32-Bit agation Delay	Delay Calculation
From	То	
DATA	Check Bits Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA IN	Corrected DATA OUT	(DATA to SC) + (CB to SC, CODE ID 011) + (CB to DATA, CODE ID 010)
DATA	Syndromes Out	(DATA to SC) + (CB to SC, CODE ID 011)
DATA	ERROR for 32 Bits	(DATA to SC) + (CB to ERROR, CODE ID 011)
DATA	MULT ERROR for for 32 Bits	(DATA to SC) + (CB to MULT ERROR, CODE ID 011)

# 64-BIT DATA WORD WIDTH

# TABLE 18. 64-BIT DATA FORMAT

				DA	TA						C	HECK	BITS			
	BYTE 7	BYTE 6	BYTE 5	BYTE 4	BYTE 3	BYTE 2	BYTE 1	BYTE 0	сх	СО	C1	C2	C4	C8	C16	C32
(	63	48	47	32	31	16	15	0								

Uses Modified Hamming Code 64/72

- 64 data bits
- 8 check bits
- 72 bits in total

4,

TABLE 19. 64-BIT MODIFIED HAMMING CODE --- CHECK BIT ENCODE CHART

Generated Check							F	Partici	ipatin	g Da	ta Bit	ts					
Bits	Parity	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
СХ	Even (XOR)		Х	Х	х		Х			Х	Х		Х			Х	
CC.	Even (XOR)	×	Х	Х		х		Х		×		X		х			
C1	Odd (XNOR)	Х			х	Х			Х		Х	х			×		×
C2	Odd (XNOR)	×	Х				X	Х	Х				X	х	Х		
C4	Even (XOR)			Х	Х	х	Х	Х	Х							Х	×
C8	Even (XOR)									x	Х	X	Х	×	Х	Х	×
C16	Even (XOR)	X	Х	Х	X	Х	Х	Х	Х								
C32	Even (XOR)	X	Х	Х	Х	Х	Х	Х	Х	<u> </u>							
Generated Check							F	Partic	ipatin	g Da	ta Bi	ts					
Bits	Parity	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	3

Generated Check							F	Partic	ipatin	g Da	ta Bi	ts					
Bits	Parity	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
cx	Even (XOR)		Х	Х	Х		Х			X	X		Х	Г		X	
CO CO	Even (XOR)	×	Х	Х		Х		Х		x		X		X			
C1	Odd (XNOR)	X			Х	X			Х		X	X			Х		Х
C2	Odd (XNOR)	×	Х			ĺ	X	Х	Х	1			X	×	Х		
C4	Even (XOR)			Х	Х	X	Х	Х	Х							Х	Х
C8	Even (XOR)					ł				×	Х	X	X	x	X	X	X
C16	Even (XOR)									X	Х	Х	Х	X	Х	Х	Х
C32	Even (XOR)									×	X	Х	X	X	Х	X	Х

Generated Check							P	artic	ipatir	ıg Da	ta Bi	ts					
Bits	Parity	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
СХ	Even (XOR)	X				Х		Х	х			Х		X	X		Х
CO	Even (XOR)	X	Х	Х		Х		Х		Х		Х		Х			
C1	Odd (XNOR)	Х			Х	Х			Х		Х	Х			Х		Х
C2	Odd (XNOR)	Х	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C8	Even (XOR)									Х	Х	Х	Х	X	Х	Х	Х
C16	Even (XOR)	X	Х	Х	Х	Х	Х	Х	Х								
C32	Even (XOR)									Х	Х	Х	Х	X	Х	Х	Х

Generated Check							F	Partic	ipatir	ng Da	ta Bit	ts					
Bits	Parity	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63
cx	Even (XOR)	X				Х		Х	Х			Х		Х	Х		Х
, CO	Even (XOR)	X	Х	Х		Х		Х		Х		Х		Х			
C1	Odd (XNOR)	×			X	Х			Х		Х	Х			Х		Х
C2	Odd (XNOR)	×	Х				Х	Х	Х				Х	Х	Х		
C4	Even (XOR)			Х	Х	Х	Х	Х	Х							Х	Х
C8	Even (XOR)									Х	Х	Х	Х	Х	Х	Х	Х
C16	Even (XOR)									Х	X	X	Х	Х	Х	Х	Х
C32	Even (XOR)	Х	Х	Х	Х	Х	Х	Х	Χ								

The check bit is generated as either an XOR or XNOR of the 32 data bits noted by an "X" in the table.






TABLE 20. SYNDROME DECODE TO BIT-IN-ERROR

	Synd Bi			S32 S16 S8 S4	0 0 0	1 0 0	0 1 0	1 1 0	0 0 1 0	1 0 1 0	0 1 1	1 1 1 0	0 0 0	1 0 0	0 1 0	1 1 0	0 0 1	1 0 1	0 1 1	1 1 1
sx	S0	S1	S2	0.7	ľ	١	١Ŭ	١	ı	١	ı	ı	١ ٰ	١.	ı '	١ .	١'	ι '	ι'	ı '
0	0	0	0		*	C32	C16	Т	C8	T	Т	М	C4	Т	T	М	Т	46	62	Т
0	0	0	1		C2	Т	Т	М	Т	43	59	Т	Т	53	37	Т	М	Т	Т	М
0	0	1	0		C1	Т	Т	Μ	Т	41	57	Т	Т	51	35	Т	15	Т	Т	31
0	0	1	1		Т	М	М	Т	13	Т	Т	29	23	Т	Т	7	Т	М	М	Т
0	1	0	0		CO	Т	Т	М	Т	40	56	Т	Т	50	34	Т	М	Т	T	М
0	1	0	1		Т	49	33	Т	12	Т	Т	28	22	Т	Т	6	Т	М	М	Т
0	1	1	0		Т	М	М	Т	10	Т	Т	26	20	Т	Т	4	Т	М	М	Т
0	1	1	1		16	Т	Т	0	Т	M	М	Т	Т	М	M	Т	М	Т	Т	М
1	0	0	0		СХ	Т	Т	М	Т	М	М	Т	Т	М	M	Т	14	Т	Т	30
1	0	0	1		Т	М	М	Т	11	Т	Т	27	21	Т	Т	5	Т	М	М	Т
1	0	1	0		Т	М	М	Т	9	Т	Т	25	19	Т	Т	3	Т	47	63	Т
1	0	1	1		М	T	Т	Δ	Т	45	61	Т	Т	55	39	Т	М	Т	Т	М
1	1	0	0		Т	M	М	T	8	Т	Т	24	18	Т	Т	2	Т	M	М	T
1	1	0	1		17	Т	Т	1	Т	44	60	Т	Т	54	38	Т	М	Т	Т	М
1	1 -	1	0		М	Т	Т	М	Т	42	58	Т	Т	52	36	Т	М	Т	Т	М
_1	1	1	1		Т	48	32	Т	М	Т	Т	М	М	Т	T	М	Т	М	М	Т

<sup>\* —</sup> no errors detected

Number — the location of the single bit-in-error

M — three or more errors detected

# TABLE 21. DIAGNOSTIC LATCH LOADING — 64-BIT FORMAT

Data Bit	Internal Function
0	Diagnostic Check Bit X
1	Diagnostic Check Bit 0
2	Diagnostic Check Bit 1
3	Diagnostic Check Bit 2
4	Diagnostic Check Bit 4
5	Diagnostic Check Bit 8
6, 7	Don't Care
8	Slice 0/1 — CODE ID 0
9	Slice 0/1 — CODE ID 1
10	Slice 0/1 — CODE ID 2
11	Slice 0/1 — DIAG MODE 0
12	Slice 0/1 — DIAG MODE 1
13	Slice 0/1 — CORRECT
14	Slice 0/1 — PASS THRU
15	Don't Care
16-23	Don't Care
24	Slice 2/3 — CODE ID 0
25	Slice 2/3 — CODE ID 1
26	Slice 2/3 — CODE ID 2
27	Slice 2/3 — DIAG MODE 0
28	Slice 2/3 — DIAG MODE 1
29	Slice 2/3 — CORRECT
30	Slice 2/3 — PASS THRU


Data Bit	Internal Function
31	Don't Care
32-37	Don't Care
38	Diagnostic Check Bit 16
39	Don't Care
40	Slice 4/5 — CODE ID 0
41	Slice 4/5 — CODE ID 1
42	Slice 4/5 — CODE ID 2
43	Slice 4/5 — DIAG MODE 0
44	Slice 4/5 — DIAG MODE 1
45	Slice 4/5 — CORRECT
46	Slice 4/5 — PASS THRU
47	Don't Care
48-54	Don't Care
55	Diagnostic Check Bit 32
56	Slice 6/7 — CODE ID 0
57	Slice 6/7 — CODE ID 1
58	Slice 6/7 — CODE ID 2
59	Slice 6/7 — DIAG MODE 0
60	Slice 6/7 — DIAG MODE 1
61	Slice 6/7 — CORRECT
62	Slice 6/7 — PASS THRU
63	Don't Care

T — two errors detected

TABLE 22. KEY AC CALCULATIONS FOR THE 64-BIT CONFIGURATION

64-Bit Propagation Delay		Delay Calculation
From	То	
DATA	Check Bits Out	(DATA to SC) + (XOR Delay)
DATA IN	Corrected DATA OUT	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to DATA, CODE ID 1xx)
DATA	Syndromes	(DATA to SC) + (XOR Delay)
DATA	ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (NOR Delay)
DATA	MULT ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (Buffer Delay) + (CB to MULT ERROR, CODE ID 1xx)
DATA	DOUBLE ERROR for 64 Bits	(DATA to SC) + (XOR Delay) + (XOR/NOR Delay)

FIGURE 11 — OUTLINE DIMENSION





- S. T. IS SEATING PLANE.

  4. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.

  5. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	60.35	61.57	2.376	2.424	
В	14.63	15.34	0.576	0.604	
C	3.05	4.32	0.120	0.160	
D	0.381	0.533	0.015	0.021	
F	0.762	1.397	0.030	0.055	
G	2.54	BSC	0.100	BSC	
J	0.203	0.330	0.008	0.013	
K	2.54	4.19	0.100	0.165	
L	14.99	15.65	0.590	0.616	
М	00	100	00	100	
N	1.016	1.524	0.040	0.060	

CASE 740-02



Address F2968 CPU Dynamic Address RAS 16K, 64K, or 256K MC68000 Memory Dynamic Memory Am2900 Control Array 8086 CAS Z8000 WE Timing Reference DMC Memory Control Control F2961/2962 Data **EDAC Bus** Data Buffers F2969 (DMC/EDAC) F2960 F2970 (DMC) Timing **EDAC Unit** Controllers **EDAC Control Bus** System Data Bus

FIGURE 12 — HIGH PERFORMANCE COMPUTER MEMORY



MC74F2968 MC74F2969 MC74F2970

# Product Preview A NEW GENERATION OF MEMORY SUPPORT PRODUCTS

Motorola and Advanced Micro Devices have agreed to cooperate on the development of the next generation of the F2960 Family of Memory Support products. These devices are designed to maximize the speed and minimize the cost of memory systems based on the new generation of high performance 64K and 256K MOS Dynamic RAMs (DRAMs).

The products included in this joint development and alternate sourcing agreement are a Dynamic Memory Controller (DMC), the F2968, and two Memory Timing Controllers (MTC), the F2969 and F2970. These functions are partitioned such that address generation and refresh are provided by the F2968. Memory timing and control is achieved with either the F2969 or F2970. This partitioning allows greater design flexibility and higher system performance than would be possible by combining the DMC and MTC functions on a single chip. All three devices will be fabricated using the high performance, oxide-isolated bipolar technologies with TTL compatible I/O levels.


The Dynamic Memory Controller, F2968, will provide complete address multiplexing, refreshing, and output drive for up to 88 Dynamic Random Access Memories (DRAMs). The F2968 will be packaged in a 48-pin DIP and will interface with 16K, 64K, or 256K DRAMs.

The memory timing controller will be available in two versions. The F2969, a 48-pin version, will provide all control signals for both the F2968 Memory Controller and the F2960 Error Detection and Correction circuit (EDAC). The F2969 Timing Controller will support error logging and also handle memory initialization, refresh timing, and memory cycle arbitration. The general purpose microprocessor interface on the F2969 will facilitate its use with most microprocessors with minimal external logic. The MC68000 AMD/Intel iAPX86, and AMD 2900 bit-slice and 29116 devices are notable examples. System timing for all memory functions is derived from an external delay line to provide maximum performance and flexibility.

For systems not utilizing the F2960 Error Detection and Correction circuit (EDAC), a second version of the timing controller, the F2970, will be available without (EDAC) interface/functions. The F2970 will save on IC cost and board space as it will be packaged in 24-pin, 300-mil wide DIP.

Sample quantities on the F2968, F2969, and the F2970 are expected in the fourth quarter 1983, with production commencing early in 1984. F2960 samples are expected in the third quarter of 1983.







#### **DYNAMIC MEMORY CONTROLLER**

The MC74F2968 Dynamic Memory Controller is intended to be used with today's high performance memory systems. It has two 9-bit address latches which allow the chip to be used with 16K, 64K, or 256K dynamic RAMs. A two-bit bank select latch for the two high order address bits is provided to select one each of the four  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  outputs.

In the refresh mode, two counters cycle through the refresh address. Only the ROW counter is used for refresh without scrubbing, generating up to 512 addresses to refresh a 512-cycle-refresh DRAM. The column counter is used only for refresh with scrubbing. In this mode all RAS outputs are generated with only one CAS output.

- Provides Control for 16K, 64K, or 256K Dynamic RAM Systems
- Outputs Directly Drive Up to 88 DRAMs
- Highest Order Two Address Bits Select One of Four Banks of RAMs
- Separate RAS and CAS Lines for Each Bank of DRAM
- Supports Memory Scrubbing During Refresh
- Supports Nibble Mode Access
- Separate Output Enable for Multi-Channel Access-to-Memory
- Chip Select for Easy Expansion
- 48-Pin Dual In-Line Package





#### DYNAMIC MEMORY TIMING CONTROLLERS

The MC74F2969/2970 Dynamic Memory Timing Controllers are intended to be used with today's high performance memory systems. They have been designed to offer the system designer maximum flexibility and performance. Timing for both circuits is derived from an external delay line.

The F2969 is designed to control the timing for systems incorporating the MC74F2960 Error Detection And

#### MC74F2969

- Provides Complete Timing Control for 16K, 64K, or 256K Dynamic RAM Systems Which Utilize F2960, F2961/2962, and F2968
- WE Output Directly Drives Up to 88 DRAMs
- Delay-Line Controlled Timing for Maximum Performance
- Synchronous or Asynchronous Arbitration of Memory Cycles
- Supports Memory Scrubbing During Refresh
- o Internal or External Control of Refresh
- Burst or Distributed Refresh Modes
- o 128-, 256-, or 512-Cycle Burst Refresh
- Performs Hidden Refresh When Processor Accesses Other Devices (Distributed Mode)
- o Supports Byte-Writes for Memory Up to 32-Bits Wide
- Supports the Bus Retry Feature of the MC68010


Correction circuit, the MC74F2961/62 EDAC Bus Buffers, and the MC74F2968 Dynamic Memory Controller.

For memory systems not utilizing the F2960 EDAC unit, the F2970 will provide all control signals for the F2968 while reducing IC cost and circuit board area. The F2970 supports functions which are a subset of the F2969. By choosing not to utilize EDAC support functions, the F2970 can be packaged in a 24-pin DIP.

- Initializes Memory
- o 48-Pin Dual In-Line Package

#### MC74F2970

- Provides Complete Timing Control for 16K, 64K, or 256K Dynamic RAM Systems Which Utilize the F2968
- WE Output Directly Drives Up to 88 DRAMs
- Delay-Line Controlled Timing for Maximum Performance
- Synchronous or Asynchronous Arbitration of Memory Cycles
- Internal or External Control of Refresh
- Burst or Distributed Refresh Modes
- o 128-, 256-, or 512-Cycle Burst Refresh
- Performs Hidden Refresh When Processor Accesses Other Devices (Distributed Mode)
- o 24-Pin, 300 Mil Wide Dual In-Line Package






parenthesis show signals used by F2970.

4


# Ę

# FAST AND LS



LS Data Sheets





# **SN54LS00 SN74LS00**

**QUAD 2-INPUT NAND GATE** 

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0	İ		V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7			ut LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN}$	=-18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{II}$		
*UH	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	IL per Truth Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	V <sub>CC</sub> = V <sub>CC</sub> MIN,	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ΉΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
l <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.6 4.4	mA	V <sub>CC</sub> = MAX		

# AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			LIMITO	TEST COMPITIONS		
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tPLH	Turn Off Delay, Input to Output		9.0	15	ns	V <sub>CC</sub> = 5.0 V		
<sup>t</sup> PHL	Turn On Delay, Input to Output		10	15	ns	C <sub>L</sub> = 15 pF		

# SN54LS01 SN74LS01

# **QUAD 2-INPUT NAND GATE**

LOW POWER SCHOTTKY

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V.
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VOH	Output Voltage — High	54,74			5.5	V
loL	Output Current — Low	54 74			4.0 8.0	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	ONDITIONS	
STIVIBUL	FARAIVIETER		MIN	TYP	MAX	UNITS	1231 0	UNDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,		ut LOW Voltage for	
$V_{IL}$	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN}$	=-18 mA	
loн	Output HIGH Current	54,74			100	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
I <sub>IL</sub>	Input LOW Current	ut LOW Current			-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
Icc	Power Supply Current Total, Output HIGH Total, Output LOW				1.6 4.4	mA	V <sub>CC</sub> = MAX		

# AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
STIMBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH	Turn Off Delay, Input to Output		17	32	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$	





# **SN54LS02 SN74LS02**

**QUAD 2-INPUT NOR GATE** 

LOW POWER SCHOTTKY

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA


## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, IIN	= -18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
₹ОН	Output Filder Voltage	74	2.7	3.5		٧		
.,		54,74		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_{I}$	N = 2.7 V
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
կլ	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				3.2 5.4	- mA	V <sub>CC</sub> = MAX	

# AC CHARACTERISTICS: $T_A = 25$ °C

CVMPOL	PARAMETER	LIMITS			UNITS	TEST COMPITIONS
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
tPLH	Turn Off Delay, Input to Output		10	15	ns	V <sub>CC</sub> = 5.0 V
t <sub>PHL</sub>	Turn On Delay, Input to Output		10	15	ns	C <sub>L</sub> = 15 pF





# **SN54LS03 SN74LS03**

**QUAD 2-INPUT NAND GATE** 

LOW POWER SCHOTTKY

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA


## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBOL	TAINITETEN		MIN	TYP	MAX	ONITS	1231 0	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7	.,		ut LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
<sub>1</sub> ОН	Output HIGH Current	54,74			100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX		
		54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub>		
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
ll L	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.6 4.4	mA	V <sub>CC</sub> = MAX		

# AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t <sub>PLH</sub>	Turn Off Delay, Input to Output		17	32	ns	V <sub>CC</sub> = 5.0 V	
t <sub>PHL</sub>	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$	





# **SN54LS04 SN74LS04**

**HEX INVERTER** 

LOW POWER SCHOTTKY

### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1231 C	ONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7		Guaranteed Inp	ut LOW Voltage for	
$V_{IL}$	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V		
VOH	Output High Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth	Table	
		54,74		0.25	0.4	· V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>II</sub> per Truth Table		
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ΙΗ	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
I <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				2.4 6.6	mA	V <sub>CC</sub> = MAX		

## AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	OL PARAMETER MIN TYP		TYP	MAX	UNITS	TEST CONDITIONS	
tPLH	Turn Off Delay, Input to Output		9.0	15	ns	V <sub>CC</sub> = 5.0 V	
t <sub>PHL</sub>	Turn On Delay, Input to Output		10	15	ns	C <sub>L</sub> = 15 pF	



# **SN54LS05 SN74LS05**

**HEX INVERTER** 

LOW POWER SCHOTTKY

**GUARANTEED OPERATING RANGES** 

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	٧
lOL	Output Current — Low	54 74			4.0 8.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		LINITO	TEST CONDITIONS	
STIVIBUL	PARAMETER	·	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
	1	54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	٧	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
ЮН	Output HIGH Current	54,74			100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX	
.,		54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
<sup>1</sup> IH	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
կլ	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
lcc	Power Supply Current Total, Output HIGH				2.4	mA	V <sub>CC</sub> = MAX	
	Total, Output LOW		1		6.6	,,,,,	1400	

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH	Turn Off Delay, Input to Output		17	32	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$	





# **SN54LS08 SN74LS08**

#### **QUAD 2-INPUT AND GATE**

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	- 25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS	LIMITS		TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	= -18 mA
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$
▼OH	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table
.,		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ΉΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
ļIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current	Short Circuit Current			-100	mA	$V_{CC} = MAX$	
Icc	Power Supply Current Total, Output HIGH Total, Output LOW				4.8 8.8	mA	V <sub>CC</sub> = MAX	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
311VIBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output		8.0	15	ns	V <sub>CC</sub> = 5.0 V
tPHL	Turn On Delay, Input to Output		10	20	ns	$C_L = 15 pF$





# SN54LS09 SN74LS09

**QUAD 2-INPUT AND GATE** 

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			TEST CONDITIONS		
STIVIBUL	FARAIVIETER	TANAMETER		TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage	oltage				V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = - 18 mA		
ЮН	Output HIGH Current	54,74			100	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
	Output LOW Voltage	54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V	
lН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
Icc	Power Supply Current Total, Output HIGH				4.8	mA	V <sub>CC</sub> = MAX		
	Total, Output LOW		L	L	8.8		1		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output		20	35	ns	V <sub>CC</sub> = 5.0 V
tPHL	Turn On Delay, Input to Output		17	35	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$





# SN54LS10 SN74LS10

**TRIPLE 3-INPUT NAND GATE** 

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
VoH	Output HIGH Voltage	Output HICH Voltage 54		3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{II}$	
₹OH	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table
				0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_1$	N = 2.7 V
liH ·	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.2 3.3	- mA	V <sub>CC</sub> = MAX	

0.44001	PARAMETER		LIMITS			TEST CONDITIONS
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
tPLH	Turn Off Delay, Input to Output		9.0	15	ns	V <sub>CC</sub> = 5.0 V
tPHL	Turn On Delay, Input to Output		10	15	ns	C <sub>L</sub> = 15 pF





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# SN54LS11 SN74LS11

#### **TRIPLE 3-INPUT AND GATE**

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER	T	MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAIVICIE	l	MIN	TYP	MAX	UNITS	1551 (	CINDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$
VОН	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table
.,		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
lіН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V
կլ	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				3.6 6.6	mA	V <sub>CC</sub> = MAX	

## AC CHARACTERISTICS: $T_A = 25 \, ^{\circ}\text{C}$

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
STIVIBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
tPLH	Turn Off Delay, Input to Output		8.0	15	ns	V <sub>CC</sub> = 5.0 V
tPHL	Turn On Delay, Input to Output		10	20	ns	C <sub>L</sub> = 15 pF





# SN54LS12 SN74LS12

**TRIPLE 3-INPUT NAND GATE** 

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		LINITC	TEST CONDITIONS		
STIVIBUL	PARAMETER	1	MIN TYP MAX		UNITS	TEST CONDITIONS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage All Inputs		
		54			0.7			out LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA	
loн	Output HIGH Current	54,74			100	μΑ	V <sub>CC</sub> = MIN, V <sub>C</sub>	H = MAX	
.,		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	IN = 2.7 V	
ΉΗ	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
lլլ_	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V	
lcc	Power Supply Current Total, Output HIGH				1.4	mA	V <sub>CC</sub> = MAX		
	Total, Output LOW		1		3.3		1.00		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPLETIONS
TYP		MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PLH	Turn Off Delay, Input to Output		17	32	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF, R}_L = 2.0 \text{ k}\Omega$



**DESCRIPTION** — The SN54LS/74LS13 and SN54LS/74LS14 contain logic gates/inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.


# SN54LS/74LS13 SN54LS/74LS14

# SCHMITT TRIGGERS DUAL GATE/HEX INVERTER


LOW POWER SCHOTTKY

#### LOGIC AND CONNECTION DIAGRAMS

#### SN54LS/74LS13



#### SN54LS/74LS14



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)


#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS
STIVIBUL	PANAIVIETEN		MIN	TYP	MAX	UNITS	TEST CONDITIONS
$V_{T+}$	Positive-Going Thresho	ld Voltage	1.5	_	2.0	V	V <sub>CC</sub> = 5.0 V
V <sub>T</sub> -	Negative-Going Thresho	old Voltage	0.6		1.1	٧	V <sub>CC</sub> = 5.0 V
V <sub>T</sub> +-V <sub>T</sub> -	Hysteresis		0.4	0.8		V	V <sub>CC</sub> = 5.0 V
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Voн	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu\text{A}, V_{IN} = V_{IL}$
*OH	Output High Voltage	74	2.7	3.4		V	$\sqrt{CC} = \sqrt{\sqrt{N}} = \sqrt{\sqrt{N}} = \sqrt{\sqrt{N}}$
V <sub>OL</sub>	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
·OL	Output Lovy Voltage	74		0.35	0.5	٧	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
l <sub>T+</sub>	Input Current at Positive-Going Threshold			-0.14		mA	VCC = 5.0 V. VIN = VT+
'1+				0.14		111/4	$^{\circ}CC = 5.0 \text{ V}, \text{ VIN} = \text{VT}+$
IT-	Input Current at Negative-Going Threshold			-0.18		mA	$V_{CC} = 5.0 \text{ V}, V_{IN} = V_{T}$
' -				-0.16		111/4	VCC = 5.0 V, V N = VT-
liH	Input HIGH Current			1.0	20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
'IH	Input mon current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V
l <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
	Power Supply Current						
	Total, Output HIGH	LS13		2.9	6.0		
<sup>I</sup> CC	Total, Galpat High	LS14		8.6	16	mA	VCC = MAX
	Total, Output LOW	LS13		4.1	7.0		
	. otal, odiput EOV	LS14		12	21		

SYMBOL	PARAMETER	M	ΑX	UNITS	TEST CONDITIONS
		LS13	LS14		TEST CONDITIONS
tPLH	Propagation Delay, Input to Output	22	22	nṣ	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Propagation Delay, Input to Output	27	22	ns	C <sub>L</sub> = 15 pF



# V<sub>IN</sub> VERSUS V<sub>OUT</sub> TRANSFER FUNCTION




Fig. 1

### THRESHOLD VOLTAGE AND HYSTERESIS VERSUS

## POWER SUPPLY VOLTAGE




Fig. 2

#### THRESHOLD VOLTAGE HYSTERESIS **VERSUS** TEMPERATURE





Fig. 3





\*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# **SN54LS15 SN74LS15**

**TRIPLE 3-INPUT AND GATE** 

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CYMPOL	DARAMETER			LIMITS			TEST CONDITIONS	
SYMBOL	PARAMETER	FARAMETER		TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7			ut LOW Voltage for
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
ГОН	Output HIGH Current	54,74			100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
ЦL	Input LOW Current				·-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
lcc	Power Supply Current Total, Output HIGH				3.6	mA	V <sub>CC</sub> = MAX	
	Total, Output LOW				6.6	] '''^	ACC - IAILUX	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output		20	35	ns	V <sub>CC</sub> = 5.0 V
t <sub>PHL</sub>	Turn On Delay, Input to Output		17	35	ns	$C_L = 15 \text{ pF, } R_L = 2.0 \text{ k}\Omega$





# SN54LS20 SN74LS20

## **DUAL 4-INPUT NAND GATE**

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74		,	4.0 8.0	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	CNDITIONS	
STIVIBUL	PARAIVIETER	1	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	٧	All Inputs		
VIK	Input Clamp Diode Volt	age	1	-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
VOH	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
liH	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
ΊL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current Total, Output HIGH				0.8	mA	V <sub>CC</sub> = MAX		
	Total, Output LOW				2.2	III/A	ACC - MAX		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER MIN TYP		TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH	Turn Off Delay, Input to Output		9.0	15	ns	V <sub>CC</sub> = 5.0 V	
tPHL	Turn On Delay, Input to Output		10	15	ns	C <sub>L</sub> = 15 pF	







# SN54LS21 SN74LS21

DUAL 4-INPUT AND GATE

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER	i	MIN	TYP	MAX	UNITS	1231 C	UNDITIONS
ViH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7		Guaranteed Inp	ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
VOH	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{IH}$	
₹OH	Catpat That T Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Ta	Table
.,		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
¹ін	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				2.4 4.4	mA	V <sub>CC</sub> = MAX	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPITIONS	
31WBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH	Turn Off Delay, Input to Output		8.0	15	ns	V <sub>CC</sub> = 5.0 V	
tPHL	Turn On Delay, Input to Output		10	20;	ns	C <sub>L</sub> = 15 pF	





# **SN54LS22 SN74LS22**

**DUAL 4-INPUT NAND GATE** 

LOW POWER SCHOTTKY

### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
loL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CYMPOL	DADAMETER			LIMITS		UNITS	TECT	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN TYP MAX		UNITS	TEST CONDITIONS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
ПОН	Output HIGH Current	54,74			100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX		
	Output LOW Voltage	54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	IN = 2.7 V	
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
lı.	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				0.8 2.2	mA	V <sub>CC</sub> = MAX		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output		17	32	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PHL	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$





\*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# **SN54LS26 SN74LS26**

**QUAD 2-INPUT NAND BUFFER** 

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			15	V
lor	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER	\ 	MIN	TYP	MAX	UNITS	1231 CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> =-18 mA		
ЮН	Output HIGH Current	54,74			1000	μΑ	$V_{CC} = MIN, V_{OH} = MAX$ $V_{CC} = MIN, V_{OH} = 12 V$		
-	Output man current	54,74			50	μΑ			
		54,74		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.4 V	
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
hL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.6 4.4	mA	V <sub>CC</sub> = MAX		

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
STIVIBUL		MIN	TYP	MAX.	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output		17	32	ns	V <sub>CC</sub> = 5.0 V
t <sub>PHL</sub>	Turn On Delay, Input to Output		15	28	ns	$C_L = 15 \text{ pF, R}_L = 2.0 \text{ k}\Omega$





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# SN54LS27 SN74LS27

## **TRIPLE 3-INPUT NOR GATE**

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Юн	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	PARAMETER		LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAIVIETER	1	MIN	TYP	MAX	UNITS	1231 C	ONDITIONS
VIH	Input HIGH Voltage	nput HIGH Voltage				V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7		Guaranteed Inp	ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$	
Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$
VOH O	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current	Short Circuit Current			-100	mA	V <sub>CC</sub> = MAX	
Icc	Power Supply Current Total, Output HIGH				4.0	mA	V <sub>CC</sub> = MAX	
	Total, Output LOW				6.8	,	ACC = INIMX	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
tPLH	Turn Off Delay, Input to Output		10	15	ns	V <sub>CC</sub> = 5.0 V
t <sub>PHL</sub>	Turn On Delay, Input to Output		10	15	ns	C <sub>L</sub> = 15 pF







# **SN54LS28 SN74LS28**

**QUAD 2-INPUT NOR BUFFER** 

LOW POWER SCHOTTKY

### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-1.2	mA
OL	Output Current — Low	54 74			12 24	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1231 CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	out HIGH Voltage for	
		54			0.7			out LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
*UH	Catpat man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	ı Table	
				0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
IH —	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
կլ	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	IN = 0.4 V	
los	Short Circuit Current		-30		-130	mA	$V_{CC} = MAX$		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				3.6 13.8	mA	V <sub>CC</sub> = MAX		

SYMBOL	BOL PARAMETER LIMITS MIN TYP MAX	LIMITS			UNITS	TECT COMPLETIONS
STIVIBUL		UNITS	TEST CONDITIONS			
<sup>t</sup> PLH	Propagation Delay		12	24	ns	V <sub>CC</sub> = 5.0 V
tPHL	Propagation Delay		12	24	ns	$C_L = 45 \text{ pF}, R_L = 667 \Omega$





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# SN54LS30 SN74LS30

#### **8-INPUT NAND GATE**

LOW POWER SCHOTTKY

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{I}$ or $V_{IL}$ per Truth Table	
VОН	Output mon voltage	74	2.7	3.5		V		
				0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current	Short Circuit Current			-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				0.5	mA	V <sub>CC</sub> = MAX	

#### **AC CHARACTERISTICS:** T<sub>A</sub> = 25°C

CVAADOL	PARAMETER		LIMITS			TEST CONDITIONS
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
tPLH	Turn Off Delay, Input to Output		8.0	15	ns	V <sub>CC</sub> = 5.0 V
t <sub>PHL</sub>	Turn On Delay, Input to Output		13	20	ns	C <sub>L</sub> = 15 pF

# **SN54LS32 SN74LS32**

#### **QUAD 2-INPUT OR GATE**

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1551 0	CNDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp	ut HIGH Voltage for
	54				0.7		<del> </del>	out LOW Voltage for
$V_{IL}$	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$
•он	Catpat man Tollago	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table
				0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μА	$V_{CC} = MAX, V_I$	N = 2.7 V
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{I}$	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{I}$	N = 0.4 V
los	Short Circuit Current	Short Circuit Current			-100	mA	$V_{CC} = MAX$	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				6.2 9.8	- mA	V <sub>CC</sub> = MAX	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
STMBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output		14	22	ns	$V_{CC} = 5.0 \text{ V}$
tPHL	Turn On Delay, Input to Output		14	22	ns	C <sub>L</sub> = 15 pF





# **SN54LS33 SN74LS33**

#### **QUAD 2-INPUT NOR BUFFER**

LOW POWER SCHOTTKY

### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lor	Output Current — Low	54 74			12 24	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMPOL	DADAMETER			LIMITS		LINITO	TEGT	ONDITIONS
SYMBOL	PARAMETER	PARAMETER		TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74	į		0.8	٧	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> =-18 mA	
ЮН	Output HIGH Current	54,74			250	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX	
		54,74		0.25	0.4	٧	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 24 mA	VIN = VIL or VIH per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_1$	N = 7.0 V
lıL.	Input LOW Current	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V
lcc	Power Supply Current Total, Output HIGH				3.6	mA	V <sub>CC</sub> = MAX	
-	Total, Output LOW				13.8	III/A	ACC - INIAX	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
STIVIBUL	PANAIVIETEN	MIN TYP MAX		UNITS	TEST CONDITIONS	
<sup>t</sup> PLH	Turn Off Delay, Input to Output		20	32	ns	$V_{CC} = 5.0 \text{ V}, R_L = 667 \Omega$
<sup>t</sup> PHL	Turn On Delay, Input to Output		18	28	ns	C <sub>L</sub> = 45 pF





# **SN54LS37 SN74LS37**

**QUAD 2-INPUT NAND BUFFER** 

LOW POWER SCHOTTKY


#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-1.2	mA
lOL	Output Current — Low	54 74			12 24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PANAIVICIER	١	MIN	TYP	MAX	UNITS	lesi C	CINDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,		ut LOW Voltage for	
VIĻ	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
VoH	Output HIGH Voltage	54	2.5	3.5		V		H = MAX, VIN = VIH	
*OH	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table	
		54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V	
ήн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
կլ	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
los	Short Circuit Current		- 30		-130	mA	V <sub>CC</sub> = MAX		
Icc	Power Supply Current Total, Output HIGH Total, Output LOW				2.0 12	- mA	V <sub>CC</sub> = MAX		

CYMPOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>PLH</sub>	Turn Off Delay, Input to Output		12	24	ns	$V_{CC} = 5.0 \text{ V}, R_L = 667 \Omega$
t <sub>PHL</sub>	Turn On Delay, Input to Output	1	12	24	ns	C <sub>L</sub> = 45 pF



\*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# SN54LS38 SN74LS38

**QUAD 2-INPUT NAND BUFFER** 

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VOH	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			12 24	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

DADAMETER		LIMITS			LINUTO	TEST CONDITIONS		
PARAMETER	PANAIVIETEN		TYP	MAX	UNITS			
Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	out HIGH Voltage fo	
	54			0.7			out LOW Voltage for	
Input LOW Voltage	74			0.8	V	All Inputs		
Input Clamp Diode Volta	ige		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
Output HIGH Current	54,74			250	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX		
	54,74		0.25	0.4	٧	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$	
Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 24 mA	$V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table	
				20	μΑ	$V_{CC} = MAX, V_{CC}$	IN = 2.4 V	
Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
Input LOW Current				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
Total, Output HIGH				2.0	mA	V <sub>CC</sub> = MAX		
	Input HIGH Voltage Input LOW Voltage Input Clamp Diode Volta Output HIGH Current Output LOW Voltage Input HIGH Current Input LOW Current Power Supply Current	Input LOW Voltage  Input Clamp Diode Voltage  Output HIGH Current  54,74  Output LOW Voltage  74  Input HIGH Current  Input HIGH Current  Input LOW Current  Power Supply Current  Total, Output HIGH	Input HIGH Voltage  Input LOW Voltage  Input Clamp Diode Voltage  Output HIGH Current  Output LOW Voltage  Input LOW Voltage  Input HIGH Current  Input HIGH Current  Input LOW Current  Power Supply Current  Total, Output HIGH	NIN   TYP	Name	PARAMETER	PARAMETER	

SYMBOL	PARAMETER	LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tPLH	Turn Off Delay, Input to Output		20	32	ns	$V_{CC} = 5.0 \text{ V}, R_L = 667 \Omega$
tPHL	Turn On Delay, Input to Output		18	28	ns	$C_L = 45 \text{ pF}$







J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# **SN54LS40 SN74LS40**

**DUAL 4-INPUT NAND BUFFER** 

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-1.2	mA
IOL	Output Current — Low	54 74			12 24	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETE			LIMITS		LIMITO	TECT	ONDITIONS
SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNITS	IESIC	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7			ut LOW Voltage for
V <sub>IL</sub> .	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
VoH	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> =	
₹UH	Output mon voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table
		54,74		0.25	0.4	٧	I <sub>OL</sub> = 12 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 24 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
•					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ήн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V
los	Short Circuit Current		-30		-130	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH	:			1.0	mA	V <sub>CC</sub> = MAX	
	Toţal, Output LOW			1	6.0		55	

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>PLH</sub>	Turn Off Delay, Input to Output		12	24	ns	$V_{CC} = 5.0 \text{ V}, R_L = 667 \Omega$
t <sub>PHL</sub>	Turn On Delay, Input to Output		12	24	ns	C <sub>L</sub> = 45 pF



LOW POWER SCHOTTKY

# MOTOROLA

**DESCRIPTION** — The LSTTL/MSI SN54LS/74LS42 is a Multipurpose Decoder designed to accept four BCD inputs and provide ten mutually exclusive outputs. The LS42 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- MULTI-FUNCTON CAPABILITY
- MUTUALLY EXCLUSIVE OUTPUTS
- DEMULTIPLEXING CAPABILITY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

#### PIN NAMES

| LOADING (Note a) | HIGH | LOW | | 0.5 U.L. | 0.25 U.L. | 10 U.L. | 5(2.5) U.L. |

#### NOTES:

 $A_0 - A_3$ 


0 to 9


a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

Address Inputs

Outputs, Active LOW (Note b)


 The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





 $V_{CC} = Pin 16$ GND = Pin 8

#### CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

5

**FUNCTIONAL DESCRIPTION** — The LS42 decoder accepts four active HIGH BCD inputs and provides ten mutually exclusive active LOW outputs, as shown by logic symbol or diagram. The active LOW outputs facilitate addressing other MSI units with LOW input enables.

The logic design of the LS42 ensures that all outputs are HIGH when binary codes greater than nine are applied to the inputs.

The most significant input  $A_3$  produces a useful inhibit function when the LS42 is used as a one-of-eight decoder. The  $A_3$  input can also be used as the Data input in an 8-output demultiplexer application.

#### **TRUTH TABLE**

A <sub>0</sub>	Α1	A2	A3	ō	ī	2	3	<u>-</u>	5		7	8	<u>9</u>
7.0				-									
L	L	L	L	L	Н	Н	н	Н	Н	Н	н	Н	Н
Н	L	L	L	н	L	Н	Н	Н	Н	Н	Н	Н	Н
L	н	L	L	н	н	L	Н	н	н	н	н	Н	Н
н	н	L	L	н	н	н	L	н	н	н	н	н	н
L	L	Н	L	н	н	н	н	L	н	н	н	н	н
н	L	н	L	н	н	н	н	Н	L	Н	н	н	н
L	н	н	L	н	н	н	н	н	н	L	н	н	н
н	н	н	L	н	н	Н	н	н	н	н	L	н	н
L	L	L	н	н	н	н	н	н	н	н	н	L	н
н	L	L	н	н	н	н	н	н	н	н	н	н	L
L	н	L	н	н	н	н	н	Н	н	н	н	н	н
н	н	L	н	н	н	н	н	н	н	н	н	н	н
L	L	н	н	н	н	н	н	н	н	н	H`	н	н
н	L	Н	н	н	н	Н	н	н	н	н	н	н	н
L	Н	н	н	н	н	н	н	н	н	н	н	н	н
н	н	н	н	н	Н	н	н	н	Н	н	н	Н	н

H = HIGH Voltage Level L = LOW Voltage Level

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETER	,		LIMITS		LIMITO	TECT	ONDITIONS	
SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNITS	IEST	ONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
/··		54			0.7			ut LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	٧	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> =-18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{II}$	
VOH	74		2.7	3.5		٧	or V <sub>IL</sub> per Truth	Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_1$	N = 7.0 V	
I <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				13	mA	V <sub>CC</sub> = MAX		

#### **AC CHARACTERISTICS:** T<sub>A</sub> = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS		TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay (2 Levels)		15 15	25 25	ns	Fig. 2	V <sub>CC</sub> = 5.0 V		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay (3 Levels)		20 20	30 30	ns	Fig. 1	C <sub>L</sub> = 15 pF		

## AC WAVEFORMS




Fig. 1




Fig. 2



DESCRIPTION — The SN54LS/74LS47 are Low Power Schottky BCD to 7-Segment Decoder/Drivers consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. They offer active LOW, high sink current outputs for driving indicators directly. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/ripple-blanking output and ripple-blanking input.

The circuits accept 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive a 7-segment display indicator. The relative positive-logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables. Output configurations of the SN54LS/74LS47 are designed to withstand the relatively high voltages required for 7-segment indicators.

These outputs will withstand 15 V with a maximum reverse current of 250  $\mu$ A. Indicator segments requiring up to 24 mA of current may be driven directly from the SN74LS47 high performance output transistors. Display patterns for BCD input counts above nine are unique symbols to authenticate input conditions.

The SN54LS/74LS47 incorporates automatic leading and/or trailing-edge zero-blanking control (RBI and RBO). Lamp test (LT) may be performed at any time which the BI/RBO node is a HIGH level. This device also contains an overriding blanking input (BI) which can be used to control the lamp intensity or to inhibit the outputs.

- LAMP INTENSITY MODULATION CAPABILITY
- OPEN COLLECTOR OUTPUTS
- LAMP TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

#### PIN NAMES

#### LOADING (Note a)

шоц

_

#### Notes

- a) 1 Unit Load (U.L.) = 40  $\mu$ A HIGH, 1.6 mA LOW
- b) Output current measured at  $V_{OUT} = 0.5 \text{ V}$

Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74)

# **SN54LS47 SN74LS47**

# BCD TO 7-SEGMENT DECODER/DRIVER LOW POWER SCHOTTKY

A B C D LT RBI

a b c d e f 9 RBO


13 12 11 10 9 15 14 4

V<sub>CC</sub> = Pin 16 GND = Pin 8

CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)



NUMERICAL DESIGNATIONS - RESULTANT DISPLAYS

#### TRUTH TABLE INPUTS OUTPUTS DECIMAL OR FUNCTION LT RBI D С BI/RBO ã Б c ď e ī NOTE н н L L Α н х LLLH H L L H H H H н х L L H L H L L H L LL Н L H H н L L L L H H L н x L H L н H L L H H L L 5 н х L H L H н L H L L H L L 6 н × 1 H H I H H L L L L L 7 н × LHHH н L L L H H H H 8 н × H L L L LLLLLLL н х HLLH LLHHLLL н х HLHL H H H L L H L 10 н н 11 н x H L H H н H H L L H H L Н х H H L L H L H H H L L 13 н x н H L H н H H L H L L x H H L H H L L L L 15 н х н н н н н н н н н Н RI х x x x x x н н н н н н RBI н L L H H H H H H ΙŤ L × x x x x LLLLLL

- H = HIGH Voltage Level
- L = LOW Voltage Level X = Immaterial

#### NOTES:

- (A) BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X = input may be HIGH or LOW.
- (B) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level regardless of the state of any other input condition.
- (C) When ripple-blanking input (RBI) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition).
- (D) When the blanking input/ripple-blanking output (BI/RBO) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.

5

# 5

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	′55 0	25 25	125 70	°C
ЮН	Output Current — High BI/RBO	54,74			-50	μΑ
lOL	Output Current — Low BI/RBO BI/RBO	54 74			1.6 3.2	mA
V <sub>O</sub> (off)	Off-State Output Voltage a to g	54,74			15	V
IO (on)	On-State Output Current a to g a to g	54 74			12 24	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise specified)


CVMDOL	DADAMETED			LIMITS		LINITC	TEST CONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Threshold Voltage for All Inputs
VIL	Input LOW Voltage	54 74			0.7 0.8	V	Guaranteed Input LOW Threshold Voltage for All Inputs
VIK	Input Clamp Diode Voltag	е		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Voн	Output HIGH Voltage, BI/	RBO	2.4	4.2		V	$V_{CC} = MIN$ , $I_{OH} = -50 \mu A$ , $V_{IN} = V_{IN}$ or $V_{IL}$ per Truth Table
V	Output LOW Voltage	54,74		0.25	0.4	٧	$I_{OL} = 1.6 \text{ mA}$ $V_{CC} = MIN, V_{IN} = V_{IN}$
VOL	BI/RBO	74		0.35	0.5	V	I <sub>OL</sub> = 3.2 MA or V <sub>IL</sub> per Truth Table
IO (off)	Off-State Output Current ā thru g				250	μΑ	$V_{CC} = MAX$ , $V_{IN} = V_{IN}$ or $V_{IL}$ per Truth Table, $V_{O}$ (off) = 15 V
	On-State Output Voltage	54,74		0.25	0.4	V	$I_{O(on)} = 12 \text{ mA} V_{CC} = MAX, V_{IN} = V_{IH}$
VO (on)	ā thru g	74		0,35	0.5	V	I <sub>O</sub> (on) = 24 MA or V <sub>IL</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$
lН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V
IIL	Input LOW Current BI/RE Any Input except BI/RBO				-1.2 -0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
IOS BI/RBO	Output Short Circuit Curr	ent	-0.3		-2.0	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
lcc	Power Supply Current			7.0	13	mA	V <sub>CC</sub> = MAX

### AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PHL <sup>t</sup> PLH	Propagation Delay, Address Input to Segment Output			100 100	ns ns	V <sub>CC</sub> = 5.0 V
tPHL tPLH	Propagation Delay, RBI Input To Segment Output			100 100	ns ns	C <sub>L</sub> = 15 pF

## AC WAVEFORMS








DESCRIPTION — The SN54LS/74LS48 and SN54LS/74LS49 are BCD to 7-Segment Decoders consisting of NAND gates, input buffers and seven AND-OR-INVERT gates. The LS49 offers active HIGH open-collector outputs for current-sourcing applications to drive logic circuits or discrete, active components. Seven NAND gates and one driver are connected in pairs to make BCD data and its complement available to the seven decoding AND-OR-INVERT gates. The remaining NAND gate and three input buffers provide lamp test, blanking input/ripple-blanking input for the LS48. Four NAND gates and four input buffers provide BCD data and its complement and a buffer provides blanking input for the LS49.

The circuits accept 4-bit binary-coded-decimal (BCD) and, depending on the state of the auxiliary inputs, decodes this data to drive other components. The relative positive logic output levels, as well as conditions required at the auxiliary inputs, are shown in the truth tables.

The LS48 circuit incorporates automatic leading and/or trailing edge zero-blanking control (RBI and RBO). Lamp Test (LT) may be activated any time when the BI/RBO node is HIGH. Both devices contain an overriding blanking input (BI) which can be used to control the lamp intensity or to inhibit the outputs.


- LAMP INTENSITY MODULATION CAPABILITY
- INTERNAL PULL-UPS ELIMINATE NEED FOR EXTERNAL RESISTORS ON SN54LS/74LS48
- OPEN COLLECTOR OUTPUTS ON SN54LS/74LS49
- INPUT CLAMP DIODES ELIMINATE HIGH-SPEED TERMINATION EFFECTS



## SN54LS/74LS48 SN54LS/74LS49

# BCD TO 7-SEGMENT DECODER

LOW POWER SCHOTTKY





#### **PIN NAMES**

#### LOADING (Note a)

	_	HIGH	LOW
	_	0.5 U.L.	0.25 U.L.
A, B, C, D,	BCD Inputs	0.5 U.L.	0.25 U.L.
RBI	Ripple Blanking (Active Low) Input	0.5 U.L.	0.25 U.L.
ĹŦ	Lamp Test (Active Low) Input	0.5 U.L.	0.75 U.L.
BI/RBO	Blanking Input or Ripple	1.2 U.L.	2(1) U.L.
	Blanking Output (Active Low)	0.5 U.L.	0.25 U.L.
BĪ	Blanking (Active Low) Input	Open Collector	3.75 (1.25) U.L. (48)
a to g	Outputs (Note b)	Open Collector	5 (2.5) U.L. (49)

#### NOTES:

- a) Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW
- a) Unit Load (U.L.) 40 pr filer 1.5 inc Love
  b) Output current measured at V<sub>OUT</sub> = 0.5 V
  Output LOW drive factor is SN54LS/74LS48: 1.25 U.L. for Military (54), 3.75 U.L. for Commercial (74).
  SN54LS/74LS49: 2.5 U.L. for Military (54), 5 U.L. for Commercial (74) Temperature Ranges.



#### NUMERICAL DESIGNATIONS - RESULTANT DISPLAYS

#### TRUTH TABLE SN54LS/74LS48

	/			NPUT	۰-		$\neg \overline{}$			2011	PUTS			$\neg$	
DECIMAL OR FUNCTION	ιτ	RBI	D	С	В	А	BI/RBO	a	ь	с	d	e	f	9	NOTE
0	н	н	L	L	L	L	н	н	н	н	н	н	н	L	1
1	н	х	L	L	L	н	Н	L	н	н	L	L	L	L	1
2	н	х	L	L	н	L	н	н	н	L	н	н	L	н	
3	н	х	L	ī	н	н	н	н	н	н	н	L	L	н	
4	н	X	L	н	L	L	Н	L	н	н	L	L	н	н	
5	н	x	L	н	L	н	н	н	L	н	н	L	н	н	
6	Н	x	L	н	н	L	Н	L	L	н	н	н	н	н	
7	н	X	L	н	н	н	н	Н	H	н	L	L	L	L	
8	н	Х	н	L	L	L	Н	н	н	н	н	н	н	н	
9	н	X	н	L	L	н	н	Н	н	н	L	L	н	н	
10	н	X	Η.	L	н	L	Н	L	L	L	н	н	L	н	
11	н	Х	н	L	н	н	н	L	L	н	н	L	L	Н	
12	н	X	н	н	L	L	н	L	н	L	L	L	н	н	
13	н	х	н	н	L	н	н	н	L	L	н	L	н	н	
14	н	X	н	н	н	L	Н	L	L	L	н	н	н	н	
15	н	x	н	н	н	н	н	L	L	L	L	L	L	L	
Bī	х	х	x	x	x	х	L	L	L	L	L	L	L	L.	2
RBI	н	L	L	L	L	L	L	L	L	L	L	U	L	L	3
ĹŤ	L	×	×	×	×	×	н	н	н	н	н	н	н	н	4

#### NOTES:

- (1) BI/RBO is wired-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking out (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and rippleblanking input (RBI) must be open or at a HIGH level if blanking of a decimal 0 is not desired. X=input may be HIGH or LOW.
- (2) When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a LOW level, regardless of the state of any other input condition.
- (3) When ripple-blanking input (RBI) and inputs A, B, C, and D are at LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output  $(\overline{\mbox{RBO}})$  goes to a LOW level (response condition),
- (4) When the blanking input/ripple-blanking output (BI/ RBO) is open or held at a HIGH level, and a LOW level is applied to lamp-test input, all segment outputs go to a LOW level.

#### TRUTH TABLE SN54LS/74LS49

	_	11	NPUT	s-	~ ~		_	ουτι	PUTS	-		_	
DECIMAL OR FUNCTION	D	С	В	A	ΒĨ	a	ь	c	đ		f	9	NOTE
0	L	L	L	L	н	н	н	н	н	н	н	L	1.
1	L	L	L	н	н	L	н	н	L	L	L	L	
2	L	L	Н	L	н	н	н	L	н	н	L	н	
3	L	L	н	н	н	н	н	н	н	L	L	н	
4	L	н	L	L	н	L	н	н	L	L	н	н	
5	L	н	L	н	н	н	L	н	н	L	н	н	1
6	L	н	н	L	н	L	L	н	н	н	н	Н	
7	L	н	н	н	н	н	н	н	L	L	L	L	
8	н	L	L	L	н	н	Н	н	н	Н	н	н	
9	н	L	L	н	н	н	н	н	L	L	н	н	
10	н	L	н	L	н	L	L	L	н	н	L	н	
11	н	L	н	н	Н	L	L	н	н	L	L	Н	
12	н	н	L	L	н	L	н	L	L	L	н	н	
13	н	н	L	н	н	н	L	L	н	L	н	Н	
14	н	н	н	L	н	L	L	L	н	н	н	н	
15	н	н	н	н	н	L	L	L	L	L	L	L	
BI	×	×	×	x	L	L	L	L	L	L	L	L	2

#### NOTES:

- (1) The blanking input must be open or held at a HIGH level when output functions 0 through 15 are desired.
- (2) When a LOW level is applied to the blanking input all segment outputs go to a LOW level regardless of the state of any other input condition. X = input may be HIGH or LOW.
- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High a to g	54,74			-100	μΑ
ЮН	Output Current — High BI/RBO	54,74			-50	μΑ
lor	Output Current — Low ā to g	54 74			2.0 6.0	mA
loL	Output Current — Low BI/RBO BI/RBO	54 74			1.6 3.2	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
31WBOL	TANAMETER		MIN	TYP	MAX	ONITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			v	Guaranteed Input HIGH Voltage for All Inputs
V <sub>IL</sub>	Input LOW Voltage	54 74			0.7 0.8	V	Guaranteed Input LOW Voltage for All Inputs
VIK	Input Clamp Diode Volta	ge			-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH Voltage		2.4	4.2		μΑ	$V_{CC} = MIN$ , $I_{OH} = -50 \mu A$ , $V_{IN} = V_{IH}$ or U.L. per Truth Table
IO	Output Current a to g		-1.3	-2.0		mA	$V_{CC} = MIN, V_O = 0.85 V$ Input Conditioner as for $V_{OH}$
	Output LOW Voltage	54,74			0.4	V	I <sub>OL</sub> = 2.0 mA V <sub>CC</sub> =MIN, V <sub>IH</sub> =2.0 V
VOL	ā to g	74			0.5	V	I <sub>OL</sub> = 6.0 mA V <sub>IL</sub> = V <sub>IL</sub> MAX
	Output LOW Voltage	54,74			0.4	V	I <sub>OL</sub> = 1.6 mA V <sub>CC</sub> =MAX, V <sub>IH</sub> =2.0 V
V <sub>OL</sub>	BI/RBO	74			0.5	V	$I_{OL} = 3.2 \text{ mA}$ $V_{IL} = V_{IL} \text{ MAX}$
	Input HIGH Current				20	μА	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
IH	(Except BI/RBO)				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$
IIL	Input LOW Current (Exc	ept BI/RBO)			-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
ΙΙL	Input LOW Current BI/R	во			-1.2	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
lcc	Power Supply Current			25	38	mA	V <sub>CC</sub> = MAX
los	Short Circuit Current E	BI/RBO	-0.3		-2.0	mA	V <sub>CC</sub> = MAX

#### AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$ $T_A = 25 ^{\circ}\text{C}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST COMPLETIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PHL	Propagation delay time, HIGH-to- LOW level output from A Input			100	ns	$C_{I} = 15 \text{ pF, } R_{I} = 4.0 \text{ k}\Omega$		
<sup>t</sup> PLH	Propagation delay time, LOW-to- HIGH level output from A Input			100	ns	C[ - 15 pr, n[ - 4.0 ktz		
<sup>t</sup> PHL	Propagation delay time, HIGH-to- LOW level output from RBI Input			100	ns	$C_{I} = 15 \text{ pF, } R_{I} = 6.0 \text{ k}\Omega$		
<sup>t</sup> PLH	Propagation delay time, LOW-to- HIGH level output from RBI Input			100	ns	CL — 15 pr, RL = 6.0 KΩ		

## 5

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	٧
lOL	Output Current — Low	54 74			4.0 8.0	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		LINITC	TEST COMPITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage
	54				0.7	V	0
VIL	Input LOW Voltage	74			Q.8	V	Guarantee Input LOW Voltage
VIK	Input Clamp Diode Voltage				-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA
ЮН	Output HIGH Current				250	μΑ	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2.0 V V <sub>IL</sub> = V <sub>IL</sub> MAX, V <sub>OH</sub> = 5.5 V
		54,74			0.4	V	I <sub>OL</sub> =4.0 mA   V <sub>CC</sub> =MIN, V <sub>IH</sub> =2.0 V
VOL	Output LOW Voltage	74			0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IL</sub> = V <sub>IL</sub> MAX
ήн	Input Current HIGH				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
'IH	Input current high				0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$
կլ	Input Current LOW				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
lcc	Power Supply Current			8.0	15	mA	V <sub>CC</sub> = MAX

AC CHARACTERISTICS:  $V_{CC} = 5.0 \text{ V, TA} = 25^{\circ}$ 

SYMBOL	PARAMETER		LIMITS		LINUTE	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS		
<sup>t</sup> PHL	Propagation delay time, HIGH-to- LOW level output from A Input			100	ns	C = 15 -5 B = 20 kO	
<sup>t</sup> PLH	Propagation delay time, LOW-to- HIGH level output from A Input			100 ns		$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$	
<sup>t</sup> PHL	Propagation delay time, HIGH-to- LOW level output from RBI Input			100	ns	$C_1 = 15 \text{ pF}, R_1 = 6.0 \text{ k}\Omega$	
<sup>t</sup> PLH	Propagation delay time, LOW-to- HIGH level output from RBI Input			100	ns	CL = 19 pr, nL = 0.0 k22	





## SN54LS51 SN74LS51

### DUAL 2-WIDE 2-INPUT/ 3-INPUT AND-OR-INVERT GATE

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	,		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	<b>(</b>	MIN	TYP	MAX	UNITS	TEST	SNOTTIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	out HIGH Voltage for
		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, IIN	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{I}$ or $V_{IL}$ per Truth Table	
VОН	Output man voltage	74	2.7	3.5		٧		
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_1$	N = 7.0 V
l <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH				1.6	mA	V <sub>CC</sub> = MAX	
	Total, Output LOW			1	2.8		55	

CVMPOL	PARAMETER		LIMITS			TEST CONDITIONS	
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH	Turn Off Delay, Input to Output		12	20	ns	V <sub>CC</sub> = 5.0 V	
tPHL	Turn On Delay, Input to Output		12.5	20	ns	C <sub>L</sub> = 15 pF	







# **SN54LS54 SN74LS54**

3-2-2-3-INPUT AND-OR-INVERT GATE

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DADAMETER			LIMITS		LINUTO	TECT	ONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7		Guaranteed Inp	ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		V		V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>II</sub>	
VOH	Output High Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
l <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				1.6	mA	V <sub>CC</sub> = MAX		

CVAADOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t <sub>PLH</sub>	Turn Off Delay, Input to Output		12	20	ns	V <sub>CC</sub> = 5.0 V	
tPHL	Turn On Delay, Input to Output		12.5	20	ns	C <sub>L</sub> = 15 pF	





# SN54LS55 SN74LS55

### 2-WIDE 4-INPUT AND- OR-INVERT GATE

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	·	MIN	TYP	MAX	UNITS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>II</sub> or V <sub>IL</sub> per Truth Table	
VОН	Output Fild if Voltage	74	2.7	3.5		V		
.,	0	54,74		0.25	0.4	V	$l_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
IH	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
Icc	Power Supply Current Total, Output HIGH Total, Output LOW				0.8	mA	V <sub>CC</sub> = MAX	

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	IEST CONDITIONS	
tPLH	Turn Off Delay, Input to Output		12	20	ns	V <sub>CC</sub> = 5.0 V	
tPHL	Turn On Delay, Input to Output		12.5	20	ns	C <sub>L</sub> = 15 pF	






**DESCRIPTION** — The SN54LS/74LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

# **SN54LS73A SN74LS73A**

DUAL JK NEGATIVE
EDGE-TRIGGERED FLIP-FLOP
LOW POWER SCHOTTKY



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMET			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIET	EN	MIN	TYP	MAX	UNITS	1231 CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	out HIGH Voltage for	
	L I O.W.Y. I	54			0.7	V		out LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	]	All Inputs		
V <sub>IK</sub>	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN}$	ı = −18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
•ОП	Output man voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth Table		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table	
lн	Input HIGH Current	J, K Clear Clock			20 60 80	μΑ	V <sub>CC</sub> = MAX, V	IN = 2.7 V	
''	Imparting it during it	J, K Clear Clock			0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V	IN = 7.0 V	
IΙL	Input LOW Current	J, K Clear, Clock			-0.4 -0.8	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				6.0	mA	V <sub>CC</sub> = MAX		

#### MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS	OUTE	PUTS	
OPERATING MODE	<u>C</u> D	J	К	Q	ā
Reset (Clear)	L	×	х	L	н
Toggle	н	h	h	q	q
Load "0" (Reset)	н	1	h	L	н
Load "1" (Set)	Н	h	1	н	L
Hold	н	1	1	q	q

H, h = HIGH Voltage Level

L, I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST COMPITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz	Fig. 1	$V_{CC} = 5.0 \text{ V}$
<sup>t</sup> PLH	Propagation Delay,		15	20	ns	Fig. 1	$C_L = 15 \text{ pF}$
tPHL	Clock to Output		15	20	ns		


### AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEST SOMBITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width High	20			ns	Fig. 1	V <sub>CC</sub> = 5.0 V	
tw	Clear Pulse Width	25			ns	Fig. 2		
t <sub>S</sub>	Setup Time	20			ns			
th	Hold Time	0			ns			




#### **AC WAVEFORMS**

Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predicatable output performance.

Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS






**DESCRIPTION** - The SN54LS/74LS74A dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and  $\overline{Q}$  outputs.

Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.

# **SN54LS74A SN54LS74A**

# DUAL D-TYPE POSITIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	ONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for		
		54			0.7			ut LOW Voltage for		
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs			
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>II</sub> or V <sub>IL</sub> per Truth Table			
٧Он	Output man voltage	74	2.7	3.5		V		Table		
V <sub>OL</sub> Ou	Output LOW Voltage	54,74		0.25	0.4	V		$V_{CC} = V_{CC} MIN,$		
		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table		
	Input High Current Data, Clock Set, Clear				20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V		
ΊΗ	Data, Clock Set, Clear				0.1 0.2	mA	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 7.0 V		
ΊL	Input LOW Current Data, Clock Set, Clear				-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V			
los	Output Short Circuit Cu	irrent	-20		-100	mA	V <sub>CC</sub> = MAX			
lcc	Power Supply Current	Power Supply Current			8.0	mA	V <sub>CC</sub> = MAX			

# 5

#### MODE SELECT — TRUTH TABLE

		INPUTS		OUTPUTS			
OPERATING MODE	$\overline{s_D}$	<u>C</u> D	D	a	ā		
Set	L	Н	Х	Н	L		
Reset (Clear)	н	L,	Х	L	н		
*Undetermined	L	L	Х	н	Н		
Load "1" (Set)	Н	н	h	Н	L		
Load "O" (Reset)	Н	Н	1	L	Н		

\*Both outputs will be HIGH while both  $\overline{S}_D$  AND  $\overline{C}_D$  are LOW, but the output states are unpredictable if  $\overline{S}_D$  and  $\overline{C}_D$  go HIGH simultaneously. If the levels at the set and clear are near  $V|_L$  maximum then we cannot guarantee to meet the minimum level for  $V_{OH}$ .

H, h = HIGH Voltage Level

L, I = LOW Voltage Level

X = Don't Care

 i, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS:  $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ 


CVMADOL	PARAMETER		LIMITS			TECT COMPLTIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS		TEST CONDITIONS	
fMAX	Maximum Clock Frequency	25	33		MHz	Fig. 1	$V_{CC} = 5.0 \text{ V},$	
tPLH	Clock, Clear, Set to Output		13	25	ns	Fig. 1	$C_{I} = 15 \text{ pF}$	
tPHL			25	40	ns			

AC SETUP REQUIREMENTS:  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5.0 \text{ V}$ 

SYMBOL	DARAMETER		LIMITS			TEGY COMPLETIONS			
	PARAMETER	MIN	TYP	MAX	UNITS		TEST CONDITIONS		
tW(H)	Clock	25			ns	Fig. 1			
tW(L)	Clear, Set	25			ns	Fig. 2			
t <sub>S</sub>	Data Setup Time — HIGH	20			ns	Fig. 1	V <sub>CC</sub> = 5.0 V		
•	LOW	20			ns	Fig. i			
th	Hold Time	5.0			ns	Fig. 1			


#### **AC WAVEFORMS**

Fig. 1 CLOCK TO OUTPUT DELAYS, DATA SET-UP AND HOLD TIMES, CLOCK PULSE WIDTH



<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predicatable output performance

Fig. 2 SET AND CLEAR TO OUTPUT DELAYS, SET AND CLEAR PULSE WIDTHS





**DESCRIPTION** — The TTL/MSI SN54LS/74LS75 and SN54LS/74LS77 are latches used as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the Enable is HIGH and the Q output will follow the data input as long as the Enable remains HIGH. When the Enable goes LOW, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the Enable is permitted to go HIGH.

The SN54LS/74LS75 features complementary Q and  $\overline{Q}$  output from a 4-bit latch and is available in the 16-pin packages. For higher component density applications the SN54LS/74LS77 4-bit latch is available in the 14-pin package with  $\overline{Q}$  outputs omitted.

## SN54LS/74LS75 SN54LS/74LS77

#### 4-BIT D LATCH

LOW POWER SCHOTTKY

#### LOADING (Note a)

PIN NAM	ES	HIGH	LOW
$D_{1}-D_{4}$	Data Inputs	0.5 U.L.	0.25 U.L.
E <sub>0-1</sub>	Enable Input Latches 0, 1	2.0 U.L.	1.0 U.L.
$E_{2-3}$	Enable Input Latches 2, 3	2.0 U.L.	1.0 U.L.
$\frac{Q_1 - Q_4}{Q_1 - Q_4}$	Latch Outputs (Note b)	10 U.L.	5(2.5) U.L.
$\overline{Q_1}_{-}\overline{Q_4}$	Complimentary Latch Outputs (Note b)	10 U.L.	5(2.5) U.L.

#### Notes:

- a. 1 Unit Load (U.L.) = 40  $\mu$ A HIGH
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

#### **TRUTH TABLE**

#### (Each latch)

tn	t <sub>n+1</sub>
D	Q
Н	н
L	L


NOTES:  $t_n = bit$  time before enable negative-going transition  $t_n+1 = bit$  time after enable negative-going transition

#### SN54LS/74LS75 SN54LS/74LS77 D₀ □ 1 i □o₀ 15 Q1 D1 2 oւ **□** E<sub>0-1</sub> 13 E<sub>0-1</sub> Vcc 🗆 11 GND 12 GND Vcc [ 10 🗆 NC D<sub>2</sub> ۵₂ Πo₂ D<sub>3</sub> 10 🗖 🔾 ā₃Γ

J Suffix — Case 620-08 (Ceramic) J Suffix — Case 632-07 (Ceramic)

N Suffix — Case 648-05 (Plastic)

CONNECTION DIAGRAMS DIP (TOP VIEW)



5

N Suffix - Case 646-05 (Plastic)

SYMBOL	PARAMETI	= D		LIMITS		UNITS	TEST	ONDITIONS	
STIVIBUL	PARAIVIETI	= N	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
νОН	Output High Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	ıth Table	
V <sub>OL</sub>	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $I_{OL} = 8.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output 2000 Voltage	74		0.35	0.5	V		V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
liн	Input HIGH Current	D Input E Input			20 80	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
111	- Garren	D Input E Input			0.1 0.4	mA	$V_{CC} = MAX, V_I$	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$	
lıL	Input LOW Current	D Input E Input			-0.4 -1.6	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				12	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


CYMBOL	DARAMETER		LIMITS		LIMITO	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Q		15 9.0	27 17	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to $\overline{\mathbb{Q}}$		12 7.0	20 15	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$
tPLH tPHL	Propagation Delay, Enable to Q		15 14	27 25	ns	C <sub>L</sub> = 15 pF
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Enable to $\overline{\mathbf{Q}}$		16 7.0	30 15	ns	

0.0.0				LIMITS					
SYMBOL	PARAMETI	≣R	MIN	TYP	MAX	UNITS	TEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7	.,		out LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage	ge		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{I}$		
1011	Output man voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth	n Table	
VOL	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table	
*OL	Output 2011 Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$		
I <sub>I</sub> H	Input HIGH Current	D Input E Input			20 80	μΑ	V <sub>CC</sub> = MAX, V	IN = 2.7 V	
111		D Input E Input			0.1 0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$		
IIL	Input LOW Current	D Input E Input			-0.4 -1.6	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				13	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			UNITS	TECT COMPITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	VCC = 5.0 V	
<sup>t</sup> PLH	Propagation Delay, Data to Q		11	1.9	ns		
<sup>t</sup> PHL	Propagation Belay, Bata to Q		9.0	17	115	V <sub>CC</sub> = 5.0 V	
tPLH	Propagation Delay, Enable to Q		10	18		C <sub>L</sub> = 15 pF	
<sup>t</sup> PHL	Propagation Delay, Enable to Q	1	10	18	ns		

#### LOGIC DIAGRAM




#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS		
		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Enable Pulse Width High	20			ns			
t <sub>S</sub>	Setup Time	20			ns	V <sub>CC</sub> = 5.0 V		
th	Hold Time	0			ns			

#### AC WAVE FORMS



#### **DEFINITION OF TERMS:**

SETUP TIME  $(t_S)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH-to-LOW in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_{h})$  — is defined as the minimum time following the clock transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH-to-LOW and still be recognized.





**DESCRIPTION** — The SN54LS/74LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs will perform according to the Truth Table as long as minimum set-up times are observed. Input data is transferred to the outputs on the HIGH-to-LOW clock transitions.

# **SN54LS76A SN74LS76A**

#### DUAL JK FLIP-FLOP WITH SET AND CLEAR

LOW POWER SCHOTTKY

#### MODE SELECT - TRUTH TABLE

OPERATING MODE		INPL		OUTPUTS		
	SD	_CD	J	к	a	ā
Set Reset (Clear) *Undetermined Toggle Load "0" (Reset) Load "1" (Set) Hold		11111	X X h   h	X X h h	H L H I	L H H A H L   A


\*Both outputs will be HIGH while both  $\widehat{S}_D$  and  $\widehat{C}_D$  are LOW, but the output states are unpredictable if  $\widehat{S}_D$  and  $\widehat{C}_D$  go HIGH simultaneously.


H,h = HIGH Voltage Level

L,I = LQW Voltage Level

X = Immaterial

I,h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition.





#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TECT C	ONDITIONS	
STIVIBUL	PARAIVIETE	1	MIN	TYP	MAX	UNITS	TEST C	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7	.,	Guaranteed Input LOW Voltage for All Inputs		
VIL	Input LOW Voltage	74			0.8	V			
V <sub>IK</sub>	Input Clamp Diode Volta	ige		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	= -18 mA	
v <sub>oh</sub>	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{II}$ or $V_{IL}$ per Truth Table		
٧ОН	Output man voltage	74	2.7	3.5		V			
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL	Output LOW Voltage 74 0.35	0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table			
Ін	Input HIGH Current	J, K Clear Clock			20 60 80	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	<sub>N</sub> = 2.7 V	
		J, K Clear Clock			0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
l <sub>IL</sub>	Input LOW Current	J, K Clear, Clock			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				6.0	mA	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX	

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	DADAMETED		LIMITS			TEST COMPLETIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz		
tPLH	Clock, Clear, Set to Output		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$	
<sup>t</sup> PHL			15	20	ns	]	

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEGT COMPLETIONS			
		MIN	TYP	MAX	UNITS	TEST CONDITIONS			
tw	Clock Pulse Width High	20			ns				
tW	Clear Set Pulse Width	25			ns	V <sub>CC</sub> = 5.0 V			
t <sub>S</sub>	Setup Time	20			ns	7 000 - 3.0 4			
th	Hold Time	0			ns	1			



**DESCRIPTION** — The SN54LS/74LS78A offers individual J, K, and Direct Set inputs as well as common Clock Pulse and Common Direct Clear Inputs. These dual Flip-Flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The Logic Level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the HIGH-to-LOW Clock Transition.

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# **SN54LS78A SN74LS78A**

**DUAL JK FLIP-FLOP** 

LOW POWER SCHOTTKY

#### MODE SELECT - TRUTH TABLE

005047111044005		INPUTS			OUTPUTS		
OPERATING MODE	₹ <sub>D</sub>	<u>C</u> D	J	к	Ω	ā	
Set	L	Н	x	х	Н	L	
Reset (Clear)	н	L	×	x	L	н	
*Undetermined	L	L	x	×	н	н	
Toggle	н	Н	h	h	q	q	
Load "0" (Reset)	н	н	1	h	L	н	
Load "1" (Set)	н	Н	h	1	н	L	
Hold	н	н	1	ı	q	q	

\*Both outputs will be HIGH while both  $\overline{S}_D$  and  $\overline{C}_D$  are LOW, but the output states are unpredictable if  $\overline{S}_D$  and  $\overline{C}_D$  go HIGH simultaneously.

H, h = HIGH Voltage Level L, I = LOW Voltage Level

X = Immaterial

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH-to-LOW clock transition. LOGIC SYMBOL

3 J SD 0 13 10 J SD 0 0 12 7 K CD 0 0 15 5 5 5 14 GND = Pin 11

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

5

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIMBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	ONDITIONS
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
V	L	54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	٧	All Inputs	
V <sub>IK</sub>	Input Clamp Diode Volta	ige		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN}$	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = or V <sub>IL</sub> per Truth Table	
•оп	Catput metri tenage	74	2.7	3.5		V		
.,	0 0	54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub> MI	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
	Input HIGH Current J, K Clear Set Clock				20 120 60 160	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 \text{ V}$ $V_{CC} = MAX, V_{IN} = 7.0 \text{ V}$ $V_{CC} = MAX, V_{IN} = 0.4 \text{ V}$	
lн	J, K Clear Set Clock				0.1 0.6 0.3 0.8	mA		
liL	Input LOW Current J, K Set Clock, Clear				-0.4 -0.8 -1.6	mA		
los	Output Short Circuit Cu	irrent	-20		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V	
lcc	Power Supply Current			4.0	6.0	mA	$V_{CC} = MAX, V_{CC}$	CP = 0 V

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

AC CHANAC	TENISTICS. 1A - 25°C, VCC - 3.	O V					
SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
		MIN	TYP	MAX	UNITS	LEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz	V	
tPLH	Clear, Clock, Set to Output		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
<sup>t</sup> PHL			15	20	ns	or iob.	

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	DADAMETER	İ	LIMITS			TEST COMPLETIONS		
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tw	Clock Pulse Width High	20			ns			
tW	Clear Set Pulse Width	25			ns	V <sub>CC</sub> = 5.0 V		
t <sub>S</sub>	Setup Time	20			ns			
th	Hold Time	0			ns			





**DESCRIPTION** — The SN54LS/74LS83A is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A1 — A4, B1 — B4)and a Carry Input (C0). It generates the binary Sum outputs  $\Sigma 1$  —  $\Sigma 4)$  and the Carry Output (C4) from the most significant bit. The LS83A operates with either active HIGH or active LOW operands (positive or negative logic). The SN54LS/74LS283 is recommended for new designs since it is identical in function with this device and features standard corner power pins.

# **SN54LS83A SN74LS83A**

# 4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY


		HIGH	LOW
A1 — A4	Operand A Inputs	1.0 U.L.	0.5 U.L.
B1 — B4	Operand B Inputs	1.0 U.L.	0.5 U.L.
C <sub>0</sub>	Carry Input	0.5 U.L.	0.25 U.L.
$\Sigma$ 1 — $\Sigma$ 4	Sum Outputs (Note b)	10 U.L.	5(2.5) U.L.
C4	Carry Output (Note b)	10 U.L.	5(2.5) U.L.

LOADING (Note a)

#### NOTES:

**PIN NAMES** 

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for commercial (74) Temperature Ranges.



LOGIC SYMBOL


CONNECTION DIAGRAM DIP (TOP VIEW)

> C<sub>O</sub> 13 GND 12 B<sub>1</sub> 11 A<sub>1</sub> 10

J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FUNCTIONAL DESCRIPTION — The LS83A adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs ( $\Sigma_1$ — $\Sigma_4$ ) and outgoing carry (C<sub>4</sub>) outputs.

$$C_0 + (A_1 + B_1) + 2(A_2 + B_2) + 4(A_3 + B_3) + 8(A_4 + B_4) = \Sigma_1 + 2\Sigma_2 + 4\Sigma_3 + 8\Sigma_4 + 16C_4$$

Where: (+) = plus

Due to the symmetry of the binary add function the LS83A can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH Inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

#### Example:

	CO	A <sub>1</sub>	A <sub>2</sub>	А3	A4	B <sub>1</sub>	B <sub>2</sub>	Вз	В4	Σ1	$\Sigma_2$	$\Sigma_3$	Σ4	C4	
Logic Levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н	
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1	(10+9 = 19)
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0	carry+5+6=

= 12)

Interchanging inputs of equal weight does not affect the operation, thus C<sub>0</sub>, A<sub>1</sub>, B<sub>1</sub>, can be arbitrarily assigned to pins 10, 11, 13, etc.

#### **FUNCTIONAL TRUTH TABLE**

C(n-1)	An	B <sub>n</sub>	Σn	Cn
L	L	L	L	L
L	L	н	н	L
L	Н	L	Н	L
L	H	н	L	Н
Н	L	L	н	L
H	L	Н	L	Н
H	Н	L	L	Н
Н	Н	Н	Н	Н

 ${
m C_1-C_3}$  are generated internally  ${
m C_0-is}$  an external input

C<sub>4</sub> — is an output generated internally

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	FARAIVIETER	١	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,	1	ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age	1	-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN}$	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = 1MAX, V_{IN} = V_{IH}$	
•оп	- Catput File File File File File File File File	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth Table		
.,		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
liH	Input HIGH Current C <sub>0</sub> A or B			20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	<sub>N</sub> = 2.7 V		
	C <sub>O</sub> A or B			0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V		
liL	Input LOW Current C <sub>0</sub> A or B			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V		
los	Output Short Circuit Cu	rrent	-20		-100	mA	$V_{CC} = MAX$		
lcc	Power Supply Current All Inputs Grounded All Inputs at 4.5 V, Except B All Inputs at 4.5 V				39 34 34	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: $T_A = 25$ °C

CYMBOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $C_0$ Input to any $\Sigma$ Output		16 15	24 24	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Any A or B Input to Σ Outputs		15 15	24 24	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Co Input to C4 Output		11 15	17 22	ns	Figures 1 and 2	
tPLH tPHL	Propagation Delay, Any A or B Input to C <sub>4</sub> Output		11 12	17 17	ns		

#### **AC WAVEFORMS**




Fig. 1




Fig. 2



DESCRIPTION — The SN54LS/74LS85 is a 4-Bit Magnitude Comparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A<sub>0</sub>-A<sub>3</sub>, B<sub>0</sub>-B<sub>3</sub>); A<sub>3</sub>, B<sub>3</sub> being the most significant inputs. Operation is not restricted to binary codes, the device will work with any monotonic code. Three Outputs are provided: "A greater than B" (OA > B), "A less than B" (OA < B), "A equal to B" (OA = B). Three Expander Inputs,  $I_A > B$ ,  $I_A < B$ ,  $I_A = B$ , allow cascading without external gates. For proper compare operation, the Expander Inputs to the least significant position must be connected as follows:  $I_A < B = I_A > B = L$ ,  $I_A = B = H$ . For serial (ripple) expansion, the  $O_A > B$ ,  $O_A < B$  and  $O_A = B$  Outputs are connected respectively to the  $I_A > B$ ,  $I_A < B$ , and  $I_A = B$  inputs of the next most significant comparator, as shown in Figure 1. Refer to Applications section of data sheet for high speed method of comparing large words.

The Truth Table on the following page describes the operation of the SN54LS/74LS85 under all possible logic conditions. The upper 11 lines describe the normal operation under all conditions that will occur in a single device or in a series expansion scheme. The lower five lines describe the operation under abnormal conditions on the cascading inputs. These conditions occur when the parallel expansion technique is used.

#### EASILY EXPANDABLE


Notes:

. BINARY OR BCD COMPARISON

CD COMPARISON , AND O <sub>A = B</sub> OUTPUTS AVAILABLE	LOADING (Note a)			
· -	HIGH	LOW		
Parallel Inputs	1.5 U.L.	0.75 U.L.		
A =B Expander Inputs	1.5 U.L.	0.75 U.L.		
A < B, $A > B$ , Expander Inputs	0.5 U.L.	0.25 U.L.		
A Greater Than B Output (Note b)	10 U.L.	5 (2.5) U.L.		
B Greater Than A Output (Note b)	10 U.L.	5 (2.5) U.L.		
A Equal to B Output (Note b)	10 U.L.	5 (2.5) U.L.		
	AND O <sub>A = B</sub> OUTPUTS AVAILABLE  Parallel Inputs  A = B Expander Inputs  A < B, A > B, Expander Inputs  A Greater Than B Output (Note b)  B Greater Than A Output (Note b)	AND O <sub>A = B</sub> OUTPUTS AVAILABLE  Parallel Inputs  A = B Expander Inputs  A < B, A > B, Expander Inputs  A Greater Than B Output (Note b)  B Greater Than A Output (Note b)  LOADIN  HIGH  1.5 U.L.  0.5 U.L.  10 U.L.  10 U.L.		

a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW


The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



### SN54LS85 SN74LS85

#### **4-BIT MAGNITUDE** COMPARATOR

LOW POWER SCHOTTKY



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



#### 5

#### TRUTH TABLE

co	OMPARI	NG INPU	TS	C	ASCADIN INPUTS	IG	OUTPUTS			
A3,B3	A <sub>2</sub> ,B <sub>2</sub>	A <sub>1</sub> ,B <sub>1</sub>	A <sub>0</sub> ,B <sub>0</sub>	I <sub>A&gt;B</sub>	IA <b< th=""><th>I<sub>A=B</sub></th><th>O<sub>A&gt;B</sub></th><th>o<sub>A<b< sub=""></b<></sub></th><th>o<sub>A≃B</sub></th></b<>	I <sub>A=B</sub>	O <sub>A&gt;B</sub>	o <sub>A<b< sub=""></b<></sub>	o <sub>A≃B</sub>	
A <sub>3</sub> >B <sub>3</sub>	х	х	×	х	х	х	Н	L	L	
A3 <b3< td=""><td>×</td><td>×</td><td>×</td><td>×</td><td>×</td><td>X</td><td>L</td><td>н</td><td>L</td></b3<>	×	×	×	×	×	X	L	н	L	
A3=B3	A <sub>2</sub> >B <sub>2</sub>	×	×	×	×	x	н	L	L	
A3=B3	A2 <b2< td=""><td>×</td><td>×</td><td>×</td><td>×</td><td>X</td><td>L</td><td>н</td><td>L</td></b2<>	×	×	×	×	X	L	н	L	
A3=B3	A2=B2	A <sub>1</sub> >B <sub>1</sub>	×	×	×.	X	н	L	L	
A3=B3	A2=B2	A1 <b1< td=""><td>×</td><td>×</td><td>×</td><td>X</td><td>L</td><td>н</td><td>L</td></b1<>	×	×	×	X	L	н	L	
A3=B3	A2=B2	A1=B1	$A_0 > B_0$	×	×	X	н	L	L	
A3=B3	A2=B2	A1=B1	$A_0 < B_0$	×	×	X,	L	н	L	
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	н	L	L	н	L	L	
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	L	н	L	L	н	L	
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	х	X	н	L	L	н	
A3=B3	A2=B2	A1=B1	A <sub>0</sub> =B <sub>0</sub>	н	н	L	L	L	L	
A3=B3	A <sub>2</sub> ≈B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub>	L	L	L	н	н	L	

H = HIGH Level L = LOW Level X = IMMATERIAL

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
Тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA




Fig. 1. COMPARING TWO n-BIT WORDS


#### **APPLICATIONS**

Figure 2 shows a high speed method of comparing two 24-bit words with only two levels of device delay. With the technique shown in Figure 1, six levels of device delay result when comparing two 24-bit words. The parallel technique can be expanded to any number of bits, see Table I.

TABLE I

WORD LENGTH	NUMBER OF PKGS.
1-4 Bits	1
5-24 Bits	2 · 6
25-120 Bits	8 - 31

NOTE: The SN54LS/74LS85 can be used as a 5-bit comparator only when the outputs are used to drive the  $A_0$ - $A_3$  and  $B_0$ - $B_3$  inputs of another SN54LS/74LS85 as shown in Figure 2 in positions #1, 2, 3, and 4.



MSB = Most Significant Bit LSB = Least Significant Bit

L = LOW Level H = HIGH Level NC = No Connection


Fig. 2. COMPARISON OF TWO 24-BIT WORDS


SYMBOL	PARAMETER		L	LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETE	П	MIN	TYP	MAX	UNITS	1E31 CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	out HIGH Voltage for	
					0.7		Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltag	e		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	ı = −18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>O</sub>	$H = MAX, V_{IN} = V_{IH}$	
νОН	Output man voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truti	n Table	
VoL	Output LOW Voltage	54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL		74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
l <sub>l</sub> H	Input HIGH Current A <b, a="">B Other Inputs</b,>			20 60	μΑ	V <sub>CC</sub> = MAX, V	IN = 2.7 V		
	A <b, a="">B Other Inputs</b,>				0.1 0.3	mA	V <sub>CC</sub> = MAX, V	I <sub>IN</sub> = 7.0 V	
	Input LOW Current								
\lL 	A <b, a="">B Other Inputs</b,>			-0.4 -1.2	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$			
los	Output Short Circuit Curr	-20		-100	mA	V <sub>CC</sub> = MAX			
lcc	Power Supply Current				20	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PANAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Any A or B to A < B, A > B		24 20	36 30	ns		
tPLH tPHL	Any A or B to A = B		27 23	45 45	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PLH <sup>t</sup> PHL	A < B  or  A = B  to  A > B		14 11	22 17	ns	$C_L = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	A = B  to  A = B		13 13	20 26	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	A > B or $A = B$ to $A < B$		14 11	22 17	ns		

#### **AC WAVEFORMS**









#### TRUTH TABLE

1	Ŋ	OUT							
Α	А В								
L	L	L							
L	н	н							
н	L	н							
н	н								

## SN54LS86 SN74LS86

QUAD 2-INPUT EXCLUSIVE OR GATE LOW POWER SCHOTTKY

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
<sup>1</sup> ОН	Output Current — High	54,74			-0.4	mA
<sup>1</sup> OL	Output Current Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMPOL	/MBOL PARAMETER			LIMITS		UNITS	TECT	CONDITIONS	
SYMBOL	PARAIVIETER		MIN	TYP	MAX	UNITS	IEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage	)		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
		54	2.5	3.5		V	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table		
VOH	Output HIGH Voltage	74	2.7	3.5		V			
.,		54,74		0.25	0.4	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					40	μΑ	$V_{CC} = MAX, V$	<sub>IN</sub> = 2.7 V	
lн	Input HIGH Current				0.2	mA	$V_{CC} = MAX, V$	<sub>IN</sub> = 7.0 V	
1 <sub>L</sub>	Input LOW Current				-0.8	mA	$V_{CC} = MAX, V$	<sub>IN</sub> = 0.4 V	
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$		
lcc	Power Supply Current				10	mA	$V_{CC} = MAX$		

#### AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	DADAMETER		LIMITS			TEST CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	Propagation Delay, Other Input LOW		12 10	23 17	ns	V <sub>CC</sub> = 5.0 V	
tPLH tPHL	Propagation Delay, Other Input HIGH		20 13	30 22	ns	C <sub>L</sub> = 15 pF	





 ${f DESCRIPTION}$  — The SN54LS/74LS90, SN54LS/74LS92 and SN54LS/74LS93 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS90), divide-by-six (LS92) or divide-by-eight (LS93) section which are triggerd by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to CP) to form BCD, bi-quinary, modulo-12, or modulo-16 counters. All of the counters have a 2-input gated Master Reset (Clear), and the LS90 also has a 2-input gated Master Set (Preset 9).

J Suffix — Case 632-07 (Ceramic) N Suffix - Case 646-05 (Plastic)

## SN54LS/74LS90 SN54LS/74LS92 SN54LS/74LS93


**DECADE COUNTER; DIVIDE-BY-TWELVE COUNTER; 4-BIT BINARY COUNTER** 


LOW POWER SCHOTTKY

- LOW POWER CONSUMPTION . . . TYPICALLY 45 mW
- HIGH COUNT RATES . . . TYPICALLY 42 MHz
- CHOICE OF COUNTING MODES . . . BCD, BI-QUINARY, DIVIDE-BY-TWELVE, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

PIN NAMES		LOADIN	G (Note a)
		HIGH	LOW
CP <sub>0</sub>	Clock (Active LOW going edge) Input to ÷2 Section	0.5 U.L.	1.5 U.L.
<sup>CP</sup> 1	Clock (Active LOW going edge) Input to ÷5 Section (LS90), ÷6 Section (LS92)	0.5 U.L.	2.0 U.L.
<sup>CP</sup> ₁	Clock (Active LOW going edge) Input to ÷8 Section (LS93)	0.5 U.L.	1.0 U.L.
$MR_1, MR_2$	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
$MS_1, MS_2$	Master Set (Preset-9, LS90) Inputs	0.5 U.L.	0.25 U.L.
$\mathbf{q}_0$	Output from ÷2 Section (Notes b & c)	10 U.L.	5(2.5) U.L.
$Q_1, Q_2, Q_3$	Outputs from ÷5 (LS90), ÷6 (LS92), ÷8 (LS93) Sections (Note b)	10 U.L.	5(2.5) U.L.

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military, (54) and 5 U.L. for commercial (74) Temperature Ranges. c. The  $Q_0$  Outputs are guaranteed to drive the full fan-out plus the  $\overline{CP}_1$  input of the device. d. To insure proper operation the rise  $(t_f)$  and fall time  $(t_f)$  of the clock must be less than 100 ns.







5

FUNCTIONAL DESCRIPTION — The LS90, LS92, and LS93 are 4-bit ripple type Decade, Divide-By-Twelve, and Binary Counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS90), divide-by-six (LS92), or divide-by-eight (LS93) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q<sub>0</sub> output of each device is designed and specified to drive the rated fan-out plus the  $\overline{\mathbb{CP}}_1$  input of the device.

A gated AND asynchronous Master Reset (MR $_1$ • MR $_2$ ) is provided on all counters which overrides and clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set (MS $_1$ • MS $_2$ ) is provided on the LS90 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes.

#### LS90

- A. BCD Decade (8421) Counter The  $\overline{\text{CP}}_1$  input must be externally connected to the Q<sub>0</sub> output. The  $\overline{\text{CP}}_0$  input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q3 output must be externally connected to the  $\overline{\text{CP}}_0$  input. The input count is then applied to the  $\overline{\text{CP}}_1$  input and a divide-by-ten square wave is obtained at output Q<sub>0</sub>.
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function ( $\overline{CP}_0$  as the input and  $Q_0$  as the output). The  $\overline{CP}_1$  input is used to obtain binary divide-by-five operation at the  $Q_3$  output.

#### LS92

- A. Modulo 12, Divide-By-Twelve Counter The  $\overline{\text{CP}}_1$  input must be externally connected to the Q<sub>0</sub> output. The  $\overline{\text{CP}}_0$  input receives the incoming count and Q<sub>3</sub> produces a symmetrical divide-by-twelve square wave output.
- B. Divide-By-Two and Divide-By-Six Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function. The  $\overline{\text{CP}}_1$  input is used to obtain divide-by-three operation at the  $\Omega_1$  and  $\Omega_2$  outputs and divide-by-six operation at the  $\Omega_2$  output.

#### LS93

- A. 4-Bit Ripple Counter The output Q<sub>0</sub> must be externally connected to input  $\overline{\mathbb{CP}}_1$ . The input count pulses are applied to input  $\overline{\mathbb{CP}}_0$ . Simultaneous divisions of 2, 4, 8, and 16 are performed at the Q<sub>0</sub>, Q<sub>1</sub>, Q<sub>2</sub>, and Q<sub>3</sub> outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input  $\overline{CP}_1$ . Simultaneous frequency divisions of 2, 4, and 8 are available at the  $Q_1$ ,  $Q_2$ , and  $Q_3$  outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

LS90 MODE SELECTION

RI	ESET/SI	ET INPL		OUT	PUTS		
MR <sub>1</sub>	MR <sub>2</sub>	MS <sub>1</sub>	MS <sub>2</sub>	$a_0$	01	$Q_2$	$\sigma_3$
Н	Н	L	Х	L	L	L	L
Н	н	Х	L	L	L	L	L
X	X	Н	н	Н	L	L	Н
L	X	L	X	1	Co	unt	
X	L	X	L	Count			
L	Х	X	L	Count			
X	L	L	×		Co	unt	

- H = HIGH Voltage Level
  L = LOW Voltage Level
  X = Don't Care

LS92 AND LS93 MODE SELECTION

		SET UTS		OUT	PUTS		
	MR <sub>1</sub>	MR <sub>2</sub>	$a_0$	۵ <sub>1</sub>	$Q_2$	$o_3$	
I	Н	Н	LLLL				
1	L	н	Count				
	Н	L	Count				
Į	L	L		Cor	ınt		

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care

#### LS90 **BCD COUNT SEQUENCE**

COUNT		OUT	PUT	
COONT	$\sigma_0$	Ω <sub>1</sub>	$Q_2$	$\sigma^3$
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н

 ${\hbox{NOTE}\colon \hbox{Output } \mathbb{Q}_0}$  is connected to Input  ${\overline{\hbox{CP}}_1}$  for BCD count.

LS92 TRUTH TABLE

COUNT		TUO	PUT	
COUNT	$a_0$	α <sub>1</sub>	$Q_2$	$\sigma^3$
0	L	L	L	٦
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	L	L	Н
7	Н	L	L	Н
8	L	Н	L	Н
9	Н	Н	L	Н
10	L	L	Н	Н
11	Н	L	Н	Н

Note: Output  $Q_0$  connected to input  $\overline{\overline{CP}}_1$ .

LS93 **TRUTH TABLE** 

COUNT					
Q0         Q1         Q2         Q3           0         L         L         L         L           1         H         L         L         L           2         L         H         L         L           3         H         H         L         L           4         L         L         H         L           5         H         L         H         L           6         L         H         H         L           7         H         H         H         L           8         L         L         L         H           9         H         L         L         H           10         L         H         L         H           11         H         H         L         H         H           12         L         L         H         H         H           13         H         L         H         H         H           14         L         H         H         H         H	COLINIT		OUT	PUT	
1	COONT	$a_0$	Ω <sub>1</sub>	$Q_2$	$\sigma_3$
2	0	L	L	L	L
3	1	Н	L	L	L
4 L L H L 5 H L H L 6 L H H L 7 H H H L 8 L L H 9 H L L H 10 L H L H 11 H H L H 12 L L H H 13 H L H H 14 L H H	2	L	Н	L	L
8 L L L H 9 H L L H 10 L H L H 11 H H L H 12 L L H H 13 H L H H 14 L H H	3	Н	Н	L	L
8 L L L H 9 H L L H 10 L H L H 11 H H L H 12 L L H H 13 H L H H 14 L H H	4	L	L	Н	L
8 L L L H 9 H L L H 10 L H L H 11 H H L H 12 L L H H 13 H L H H 14 L H H	5	Н	L	Н	L
8 L L L H 9 H L L H 10 L H L H 11 H H L H 12 L L H H 13 H L H H 14 L H H	6		Н	Н	L
9 H L L H 10 L H L H 11 H H L H 12 L L H H 13 H L H H 14 L H H	7	Н	Н	Н	
10 L H L H 11 H H L H 12 L L H H 13 H L H H 14 L H H	8		L	L	Н
11 H H L H 12 L L H H 13 H L H H 14 L H H	9	н	L	L	Н
12 L L H H 13 H L H H 14 L H H H	10	L	Н	L	Н
13 H L H H 14 L H H H	11	Н	Н	L	Н
14 L H H H	12	L	L	Н	Н
	13	Н	L	Н	Н
15 H H H H	14	L	Н	Н	Н
	15	Н	Н	Н	Н

Note: Output  $Q_0$  connected to input  $\overline{CP}_1$ .

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1531 0	ONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7			out LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	= _ 18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V		
VUН	Output High Voltage	74	2.7	3.5		<b>V</b>	or V <sub>IL</sub> per Truth	Table	
		54,74		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub> MI		
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA V <sub>II</sub>	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
I <sub>IL</sub>	Input LOW Current MS, MR CPO CP1 (LS90, LS92) CP1 (LS93)				-0.4 -2.4 -3.2 -1.6	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	<sub>IN</sub> = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				15	mA	V <sub>CC</sub> = MAX		

40011404	OTEDIOTION T	0500.14	50W0 45 5
AC CHARA	ACTERISTICS: 1	\ = 25°C. Vrr =	5.0  V. Ci = 15  pF

						LIMITS	3				
SYMBOL	PARAMETER		LS90			LS92			LS93		UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
fMAX	CPO Input Clock Frequency	32			32			32			MHz
fMAX	CP <sub>1</sub> Input Clock Frequency	16			16			16			MHz
tPLH tPHL	Propagation Delay,  CPO Input to QO Output		10 12	16 18		10 12	16 18		10 12	16 18	ns
tPLH tPHL	CP₀ Input to Q₃ Output		32 34	48 50		32 34	48 50		46 46	70 70	ns
tPLH tPHL	CP₁ Input to Q₁ Output		10 14	16 21		10 14	16 21		10 14	16 21	ns
<sup>t</sup> PLH tPHL	CP₁ Input to Q₂ Output		21 23	32 35		10 14	16 21		21 23	32 35	ns
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> Input to Q <sub>3</sub> Output		21 23	32 35		21 23	32 35		34 34	51 51	ns
tPLH	MS Input to Q <sub>0</sub> and Q <sub>3</sub> Outputs		20	30							ns
<sup>t</sup> PHL	MS Input to Q <sub>1</sub> and Q <sub>2</sub> Outputs		26	40							ns
tPHL .	MR Input to Any Output		26	40		26	40		26	40	ns


#### AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$ , $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LS	LS90		LS92		93	UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
tW	CP₀ Pulse Width	15		15		15		ns
tw	CP <sub>1</sub> Pulse Width	30		30		30		ns
tw	MS Pulse Width	15						ns
tw	MR Pulse Width	15		15		15		ns
t <sub>rec</sub>	Recovery Time MR to CP	25		25		25		ns

RECOVERY TIME ( $t_{\text{FeC}}$ ) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.

# AC WAVE FORMS 1.3 V 1.3 V 1.3 V Fig. 1

\*The number of Clock Pulses required between the tpHL and tpLH measurements can be determined from the appropriate Truth Tables.



**DESCRIPTION** — The SN54LS/74LS91 is an 8-Bit Serial-In/Serial Out Shift Register. This device features eight R-S master-slave flip-flops, input gating and a clock driver. By gating single-rail data and input control thru inputs A, B, and an internal inverter, complementary inputs to the first bit of the shift register are formed. An inverting clock driver provides the drive for the internal common clock line. The clock pulse inverter driver causes this circuitry to shift information one-bit on the positive edge of the input clock pulse.

## SN54LS91 SN74LS91

#### **8-BIT SHIFT REGISTERS**

LOW POWER SCHOTTKY

#### **FUNCTION TABLE**

	UTS t <sub>n</sub>	OUTPUTS AT t <sub>n+8</sub>			
Α	В	QΗ	ΦH		
Н	Н	Н	L		
L	X	L	Н		
X	L	L	Н		

H = HIGH, L = LOW

X = Irrelevant

 $t_n = Reference bit time$ 

 $t_{n+8} = Bit time after 8$ 

LOW to High Clock transition


# ăн он INPUT INPUT 14 | 13 | 12 | 11 | 110 | 9 | 8

 $\bar{a}_{H} a_{H}$ 

1 2 3 4 5 6 7

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

#### FUNCTIONAL BLOCK DIAGRAM



#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	PARAMETER		1	LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	FARAIVIETER			MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage f		
.,		54			0.7		Guaranteed Input LOW Voltage for		
/IL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
√он	Output HIGH Voltage	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V		
70H Output high voltage	Output more voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table		
		54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA   V <sub>CC</sub> = V <sub>CC</sub> MIN		
VOL _	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IP</sub> per Truth Table		
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
IH	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
IL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$		
os	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
CC	Power Supply Current				20	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	10	18		MHz	V-0 - 5 0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay LOW to HIGH Propagation Delay HIGH to LOW		24 27	40 40	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PANAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tW	Clock Pulse Width Low	25			ns		
t <sub>S</sub>	Setup Time	25			ns	V <sub>CC</sub> = 5.0 V	
th	Hold Time	0			ns		

DESCRIPTION - The SN54LS/74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input.

The LS95B is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- **O SYNCHRONOUS, EXPANDABLE SHIFT RIGHT**
- **SYNCHRONOUS SHIFT LEFT CAPABILITY**
- **O SYNCHRONOUS PARALLEL LOAD**
- **SEPARATE SHIFT AND LOAD CLOCK INPUTS**
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

#### PIN NAMES

		HIGH	LOW
S	Mode Control Input	0.5 U.L.	0.25 U.L.
DS	Serial Data Input	0.5 U.L.	0.25 U.L.
Po — P3	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
CP <sub>1</sub>	Serial Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.
CP <sub>2</sub>	Parallel Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	Parallel Outputs (Note b)	10 U.L.	5(2.5)U.L.

#### NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

## **SN54LS95B** SN74LS95B

#### **4-BIT SHIFT REGISTER**

LOW POWER SCHOTTKY

#### CONNECTION DIAGRAM DIP (TOP VIEW)




V<sub>CC</sub> = Pin 14 GND = Pin 7

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.





LOADING (Note a)

FUNCTIONAL DESCRIPTION — The LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial (DS) and four Parallel ( $P_0 - P_3$ ) Data inputs and four Parallel Data outputs ( $Q_0 - Q_3$ ). The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock Inputs (CP1) and (CP2). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.

When the Mode Control input (S) is HIGH,  $\overline{CP}_2$  is enabled. A HIGH to LOW transition on enabled  $\overline{CP}_2$  transfers parallel data from the  $P_0 - P_3$  inputs to the  $Q_0 - Q_3$  outputs.

When the Mode Control input (S) is LOW,  $\overline{CP}_1$  is enabled. A HIGH to LOW transition on enabled  $\overline{CP}_1$  transfers the data from Serial input (DS) to Q0 and shifts the data in Q0 to Q1, Q1 to Q2, and Q2 to Q3 respectively (right-shift). A left-shift is accomplished by externally connecting Q3 to P2, Q2 to P1, and Q1 to P0, and operating the LS95B in the parallel mode (S = HIGH).

For normal operation, S should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while  $\overline{ ext{CP}}_2$  is HIGH, or changing S from HIGH to LOW while  $\overline{ ext{CP}}_1$  is HIGH and  $\overline{ ext{CP}}_2$  is LOW will not cause any changes on the register outputs.

#### MODE SELECT - TRUTH TABLE

OPERATING MODE			INPUTS	}			OUTPUTS			
OPERATING MODE	S	Ĉ₽ <sub>1</sub>	CP₂	DS	Pn	ο <sub>0</sub>	Q <sub>1</sub>	02	03	
Shift	L	ı	×	ı	х	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	
Shift	L	1	×	h	×	н	q <sub>0</sub>	q <sub>1</sub>	- 9 <sub>2</sub>	
Parallel Load	Н	X	1	X	Pn	P <sub>O</sub>	P <sub>1</sub>	p <sub>2</sub>	P <sub>3</sub>	
	ī	L	L	×	×	No Change				
}	1	L	L	×	×	No Change				
	1	н	L	×	х		No C	hange		
	1	н	L	×	x		Undete	rmined		
Mode Change	1	L	н	×	x		Undete	rmined		
	5	L	н	×	х		No C	hange		
	l L	н	н	x	×		Undetermined			
	1	н	н	×	×		No Change			

LOW Voltage Level

H = HIGH Voltage Level

<sup>=</sup> Don't Care

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

 $p_n$  = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
Тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
I <sub>OL</sub>	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DADAMETER	PARAMETER		LIMITS		LINUTC	TECT	TEST CONDITIONS		
SYMBOL	PARAMETER			TYP	MAX	UNITS	TEST CONDITIONS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for		
		54			0.7	.,		ut LOW Voltage for		
√IL	Input LOW Voltage	74			0.8	V	All Inputs			
٧ıĸ	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> =-18 mA			
Vон	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{OH}$			
VOH	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$		
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table		
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V		
IH	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V		
IL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V		
os	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$			
СС	Power Supply Current				21	mA	$V_{CC} = MAX$			

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMDOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	25	36		MHz	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH	CP to Output		18	27	ns	$C_1 = 15 \text{ pF}$
<sup>t</sup> PHL			21	32	ns	

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAADOL	DADAMETED		LIMITS		LINUTC	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tw	CP Pulse Width	20			ns	
t <sub>S</sub>	Data Setup Time	20			ns	
th	Data Hold Time	20			ns	V <sub>CC</sub> = 5.0 V
t <sub>S</sub>	Mode Control Setup Time	20			ns	
th	Mode Control Hold Time	20			ns	

#### **DESCRIPTIONS OF TERMS:**

SETUP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$ —is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

#### AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 1








# **SN54LS107A SN74LS107A**

**DESCRIPTION** — The SN54LS/74LS107A is a Dual JK Flip-Flop with individual J, K, Direct Clear and Clock Pulse inputs. Output changes are initiated by the HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the other inputs and makes the  $\Omega$  output LOW.

The SN54LS/74LS107A is the same as the SN54LS/74LS73A but has corner power pins.

**DUAL JK FLIP-FLOP** 

LOW POWER SCHOTTKY



#### 

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	DADA	METER			LIMITS		UNITS	TEST (	CONDITIONS
STIVIBUL	PARA	AVIETER		MIN	TYP	MAX	UNITS	1E31 CONDITIONS	
VIH	Input HIGH Voltage			2.0			V	Guaranteed Ing All Inputs	out HIGH Voltage for
.,			54			0.7		Guaranteed Inp	out LOW Voltage for
VIL	Input LOW Voltage	Γ	74			0.8	V	All Inputs	
V <sub>IK</sub>	Input Clamp Diode	Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	j = −18 mA
Voн	Output HIGH Voltage	10	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>O</sub>	$H = MAX, V_{IN} = V_{IH}$
VОН	Output Filder Voltag	, [	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	n Table
			54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltag	e	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
I	Input HIGH Current	J, K Clear Clock				20 60 80	μΑ	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 2.7 V
lін		J, K Clear Clock				0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V	IN = 7.0 V
ήL	Input LOW Current	J, K Clear ar	nd Clock			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V	IN = 0.4 V
los	Short Circuit Currer	nt		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Curre	ent				6.0	mA	V <sub>CC</sub> = MAX	

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SVAADOL	DARAMETER		LIMITS		LINUTC	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
†MAX	Maximum Clock Frequency	30	45		MHz	$V_{CC} = 5.0 \text{ V}$
t <sub>PLH</sub>	Propagation Delay,		15	20	ns	$C_{\rm I} = 15  \rm pF$
<sup>t</sup> PHL	Clock to Output		15	20	ns	ο <u>ς —</u> 13 μι

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAADOL	PARAMETER		LIMITS			TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tW	Clock Pulse Width	20			ns	
tW	Clear Pulse Width	25			ns	V <sub>CC</sub> = 5.0 V
ts	Setup Time	20			ns	100 0.0 0
th	Hold Time	0			ns	




**DESCRIPTION** — The SN54LS/74LS109A consists of two high speed completely independent transition clocked  $J\overline{K}$  flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The  $J\overline{K}$  design allows operation as a D flip-flop by simply connecting the J and  $\overline{K}$  pins together.


# SN54LS109A SN74LS109A

# DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TECT	ONDITIONS	
31VIBUL	PARAMETER	·	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74	1		0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA	
VoH	Output HIGH Voltage	54	2.5	3.5		٧		$_{I} = MAX, V_{IN} = V_{IH}$	
VOH	Output mon voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth	Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
	Input HIGH Current J, K, Clock Set, Clear				20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	<sub>N</sub> = 2.7 V	
ΊΗ	J, K, Clock Set, Clear				0.1 0.2	mA	VCC = MAX, VI	N = 7.0 V	
կլ_	Input LOW Current J, K, Clock Set, Clear				-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V	
los	Output Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current	1			8.0	mA	V <sub>CC</sub> = MAX		

#### MODE SELECT - TRUTH TABLE

OPERATING MODE	INPUTS			OUTPUTS		
OPERATING MODE	$\overline{s}_D$	Ĉ <sub>D</sub>	J	ĸ	Q	ā
Set	L	н	×	Х	н	L
Reset (Clear)	н	L	x	×	L	н
*Undetermined	L	L	Х	×	н	н
Load "1" (Set)	н	н	h	h	н	L
Hold	н	н	1	h	q	q
Toggle	н	н	h	1	q	q
Load "0" (Reset)	н	н	1	1	L	н

<sup>\*</sup>Both outputs will be HIGH while both  $\overline{S_D}$  and  $\overline{C}_D$  are LOW, but the output states are unpredictable if  $\overline{S}_D$  and  $\overline{C}_D$  go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level
X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS:  $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ 

CVAAROL	DADAMETED		LIMITS			TECT CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	25	33		MHz	V <sub>CC</sub> = 5.0 V	
tPLH	Clock, Clear, Set to Output		13	25	ns	C <sub>L</sub> = 15 pF	
<sup>t</sup> PHL			25	40	ns		

AC SETUP REQUIREMENTS:  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5.0 \text{ V}$ 

SYMBOL	BARAMETER	LIMITS			UNITS	TECT CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Clock High Clear, Set Pulse Width	25			ns		
t <sub>s</sub>	Data Setup Time — HIGH	35			ns	$V_{CC} = 5.0 \text{ V}$	
_	LOW	25			ns	•66 5.5 •	
th	Hold Time	5.0			ns		




**DESCRIPTION** — The SN54LS/74LS112A dual JK flip-flop features individual J, K, clock, and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up and hold time are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.


### SN54LS112A SN74LS112A

## DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)



### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST C	ONDITIONS
STIVIBUL	PARAME	EN	MIN	TYP	MAX	UNITS	IESI C	UNDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7			ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode V	oltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{OH}$ or $V_{IL}$ per Truth Table	
•ОП	Output mon voltage	74	2.7	3.5		٧		
.,		54,74		0.25	0.4	V		$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IN</sub> = V <sub>IL</sub> or V	
h		J, K Set, Clear Clock			20 60 80	μĄ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V
ΙΗ	Input HIGH Current	J, K Set, Clear Clock			0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
ΊL	Input LOW Current	J, K Clear,Set,Clk			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Short Circuit Curren	t	-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				6.0	mA	V <sub>CC</sub> = MAX	

### MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS			OUTPUTS		
OPERATING MODE	₹D	CD	J	к	a	ā	
Set	L	н	×	х	Н	L	
Reset (Clear)	н	L	×	×	L	Н	
*Undetermined	L	L	×	×	н	н	
Toggle	н	н	h	h	q	q	
Load "0" (Reset)	н	н	1	h	L	н	
Load "1" (Set)	н	н	h	1	н	L	
Hold	н	н	- 1	1	q	q	

<sup>\*</sup>Both outputs will be HIGH while both  $\overline{S}_D$  and  $\overline{C}_D$  are LOW, but the output states are unpredictable if  $\overline{S}_D$  and  $\overline{C}_D$  go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level

X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

AC CHARACTERISTICS:  $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ 

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
fMAX	Maximum Clock Frequency	30	45		MHz	V <sub>CC</sub> = 5.0 V		
<sup>t</sup> PLH	Propagation Delay, Clock		15	20	ns	$C_{\rm I} = 15  \rm pF$		
tPHL	Clear, Set to Output		15	20	ns	]		

### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	DADAMETED		LIMITS			TEST CONDITIONS			
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
tW	Clock Pulse Width High	20			ns				
tw	Clear, Set Pulse Width	25			ns	$V_{CC} = 5.0 \text{ V}$			
t <sub>S</sub>	Setup Time	20			ns	VCC = 5.0 V			
th	Hold Time	0			ns				




**DESCRIPTION** — The SN54LS/74LS113A offers individual J, K, set, and clock inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

# **SN54LS113A SN74LS113A**

## DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP


LOW POWER SCHOTTKY





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

### LOGIC DIAGRAM (EACH FLIP-FLOP)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETE	В		LIMITS		UNITS	TEST CONDITIONS			
STIVIBUL	PARAIVIETE	n	MIN	TYP	MAX	UNITS	TEST	ONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for		
		54			0.7	.,	Guaranteed Input LOW Voltage for All Inputs			
VIL	Input LOW Voltage	74			0.8	V				
VIK	Input Clamp Diode Vol	tage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{II}$ or $V_{IL}$ per Truth Table			
VUН	Output man voltage	74	2.7	3.5		٧				
.,		54,74		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub> N			
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table		
¹ıн	Input HIGH Current	J, K Set Clock			20 60 80	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	<sub>N</sub> = 2.7 V		
	input migh current	J, K Set Clock			0.1 0.3 0.4	mA	V <sub>CC</sub> = MAX, V	<sub>N</sub> = 7.0 V		
اال	Input LOW Current	J, K Set, Clock			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX			
lcc	Power Supply Current				6.0	mA	V <sub>CC</sub> = MAX			

### MODE SELECT - TRUTH TABLE

OPERATING MODE		INPUTS		OUTPUTS		
OF ENATING MODE	₹D	J	К	a	ā	
Set	L	×	х	Н	L	
Toggle	н	h	h	q	q	
Load "0" (Reset)	н	1	h	L	н	
Load "1" (Set)	н	h	1	н	L	
Hold	н	1	-1	q	$\overline{q}$	

H,h = HIGH Voltage Level

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MiN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
	FANAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	30	45		MHz	V
<sup>t</sup> PLH	Propagation Delay, Clock		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$
<sup>t</sup> PHL	Set to Output		15	20	ns	

### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	DADAMETER		LIMITS			TEST CONDITIONS			
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
tw	Clock Pulse Width High	20			ns				
tW	Set Pulse Width	25			ns	V = = = 0.V			
t <sub>S</sub>	Setup Time	20			ns	$V_{CC} = 5.0 \text{ V}$			
t <sub>h</sub> .	Hold Time	0			ns				

L,I = LOW Voltage Level X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.




**DESCRIPTION** — The SN54LS/74LS114A offers common clock and common clear inputs and individual J, K, and set inputs. These monolithic dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the truth table as long as minimum set-up times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

### SN54LS114A SN74LS114A


DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY

### LOGIC SYMBOL



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic) LOGIC DIAGRAM (EACH FLIP-FLOP)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAIVIET	EK	MIN	TYP	MAX	UNITS	TEST C	ONDITIONS
VIН	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Vo	ltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub>	
VOH	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	
.,		54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	$V_{IN} = V_{IL}$ or $V_{IH}$ per Truth Table
		J, K Set Clear Clock			20 60 120 160	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
liH	Input HIGH Current	J, K Set Clear Clock			0.1 0.3 0.6 0.8	mA	VCC = MAX, VI	<sub>N</sub> = 7.0 V
liL	Input LOW Current	J, K Set Clear, Clock			-0.4 -0.8 -1.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Output Short Circuit	Current	-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				6.0	mA	V <sub>CC</sub> = MAX	

### MODE SELECT - TRUTH TABLE

		INPUTS			OUTPUTS	
OPERATING MODE	₹D	$\overline{s}_D$ $\overline{c}_D$		K	a	ā
Set	L	н	×	х	н	L
Reset (Clear)	н	L	×	×	L	н
*Undetermined	L	L	×	×	н	н
Toggle	н	н	h	h	q	q
Load "0" (Reset)	н	н	,	h	L	н
Load "1" (Set)	н	н	h	ı	н	L
Hold	н	н	ı	1	q	q
	i	ł .	i		1	

<sup>\*</sup>Both outputs will be HIGH while both  $\overline{s}_D$  and  $\overline{c}_D$  are LOW, but the output states are unpredictable if  $\overline{s}_D$  and  $\overline{c}_D$  go HIGH simultaneously.

H,h = HIGH Voltage Level

L,I = LOW Voltage Level X = Don't Care

I, h (q) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

### AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	45		MHz		
<sup>t</sup> PLH	Propagation Delay, Clock,		15	20	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
t <sub>PHL</sub>	Clear, Set to Output		15	20	ns	C[ - 13 βi	

### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMPOL	DADAMETER		LIMITS			TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tW	Clock Pulse Width High	20			ns		
tW	Clear, Set Pulse Width	25			ns	V <sub>CC</sub> = 5.0 V	
t <sub>S</sub>	Setup Time	20			ns	VCC = 5.0 V	
th	Hold Time	0			ns		



DESCRIPTION - These d-c triggered multivibrators feature pulsewidth control by three methods. The basic pulse width is programmed by selection of external resistance and capacitance values. The LS122 has an internal timing resistor that allows the circuits to be used with only an external capacitor. Once triggered, the basic pulse width may be extended by retriggering the gated low-level-active (A) or high-levelactive (B) inputs, or be reduced by use of the overriding clear.

The LS122 and LS123 have Schmitt trigger inputs to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 millivolt per nanosecond.

- OVERRIDING CLEAR TERMINATES OUTPUT PULSE
- COMPENSATED FOR VCC AND TEMPERATURE VARIATIONS
- D-CTRIGGERED FROM ACTIVE-HIGH OR ACTIVE-LOW GATED LOGIC INPUTS
- RETRIGGERABLE FOR VERY LONG OUTPUT PULSES, UP TO 100% DUTY CYCLE
- INTERNAL TIMING RESISTORS ON LS122

LS122 **FUNCTIONAL TABLE** 

	IN	PUTS			OUT	PUTS
CLEAR	Α1	A2	В1	B2	a	ã
L	х	х	Х	Х	L	Н
x	н	н	X	х	L	н
X	×	×	L	X	L	н
X	X	Х	х	L	L	н
н	L	X	1	H	Л	บ
H	L	Х	н	1	л	v
н	X	L	1	н	7	į. TL
н	X	L	н	1	л	J.
н	н	1	н	н	Л	ъ
Н	↓	1	Н	н	л	ъ
н	1	н	н	H	7	U
1	L	х	Н	н	л	ъ
_ ↑	×	L	Н	н	7	ъ


LS123 FUNCTIONAL TABLE

INP	OUTPUTS			
CLEAR	Α	α	ū	
L	×	х	L	Н
X	н	×	L	н
X	х	L	L	н
н	L	1	л	ur
н	1	н	л	и
1	L	Н	л	υ


### SN54LS/74LS122 SN54LS/74LS123

### RETRIGGERABLE MONOSTABLE **MULTIVIBRATORS**

LOW POWER SCHOTTKY



NC - NO internal connection



#### NOTES:

- 1. An external timing capacitor may be connected between  $C_{ext}$  and  $R_{ext}/C_{ext}$  (positive).
  2. To use the internal timing resistor of the LS122, connect  $R_{int}$  to  $V_{CC}$ .
  3. For improved pulse width accuracy connect an external resistor between  $R_{ext}/C_{ext}$  and  $V_{CC}$ with Rint open-circuited.
- 4. To obtain variable pulse widths, connect an external variable resistance between Rint/Cext and VCC.

### 5

#### TYPICAL APPLICATION DATA

The output pulse  $t_W$  is a function of the external components,  $C_{ext}$  and  $R_{ext}$  or  $C_{ext}$  and  $R_{int}$  on the LS122. For values of  $C_{ext} \ge 1000$  pF, the output pulse at  $V_{CC} = 5.0$  V and  $V_{RC} = 5.0$  V (see Figures 1, 2, and 3) is given by

 $t_W = K R_{ext} C_{ext}$  where K is nominally 0.45

If  $C_{\mbox{ext}}$  is on pF and  $R_{\mbox{ext}}$  is in k $\Omega$  then  $t_W$  is in nanoseconds.

The  $C_{\text{ext}}$  terminal of the LS122 and LS123 is an internal connection to ground, however for the best system performance  $C_{\text{ext}}$  should be hard-wired to ground.

Care should be taken to keep  $R_{ext}$  and  $C_{ext}$  as close to the monostable as possible with a minimum amount of inductance between the  $R_{ext}/C_{ext}$  junction and the  $R_{ext}/C_{ext}$  pin. Good groundplane and adequate bypassing should be designed into the system for optimum performance to insure that no false triggering occurs.

It should be noted that the  $C_{\text{ext}}$  pin is internally connected to ground on the LS122 and LS123, but not on the LS221. Therefore, if  $C_{\text{ext}}$  is hard-wired externally to ground, substitution of a LS221 onto a LS123 socket will cause the LS221 to become non-functional.

The switching diode is not needed for electrolytic capacitance application and should not be used on the LS122 and LS123.

To find the value of K for  $C_{\text{ext}} \geqslant 1000\,\text{pF}$ , refer to Figure 4. Variations on  $V_{\text{CC}}$  or  $V_{\text{RC}}$  can cause the value of K to change, as can the temperature of the LS123, LS122. Figures 5 and 6 show the behaviour of the circuit shown in Figures 1 and 2 if separate power supplies are used for  $V_{\text{CC}}$  and  $V_{\text{RC}}$ . If  $V_{\text{CC}}$  is tied to  $V_{\text{RC}}$ , Figure 7 shows how K will vary with  $V_{\text{CC}}$  and temperature. Remember, the changes in  $R_{\text{ext}}$  and  $C_{\text{ext}}$  with temperature are not calculated and included in the graph.

As long as  $C_{\text{ext}} \geqslant 1000 \, \text{pF}$  and  $5 \, \text{K} \leqslant R_{\text{ext}} \leqslant 260 \, \text{K}$  (SN74LS122/123) or  $5 \, \text{K} \leqslant R_{\text{ext}} \leqslant 160 \, \text{K}$  (SN54LS122/123), the change in K with respect to  $R_{\text{ext}}$  is negligable.

If  $C_{ext} \le 1000$  pF the graph shown on Figure 8 can be used to determine the output pulse width. Figure 9 shows how K will change for  $C_{ext} \le 1000$  pF if  $V_{CC}$  and  $V_{RC}$  are connected to the same power supply. The pulse width  $t_W$  in nanoseconds is approximated by


$$t_W = 6 + 0.05 C_{ext} (pF) + 0.45 R_{ext} (k\Omega) C_{ext} + 11.6 R_{ext}$$

In order to trim the output pulse width, it is necessary to include a variable resistor between  $V_{CC}$  and the  $R_{ext}/C_{ext}$  pin or between  $V_{CC}$  and the  $R_{ext}$  pin of the LS122. Figure 10, 11, and 12 show how this can be done.  $R_{ext}$  remote should be kept as close to the monostable as possible.

Retriggering of the part, as shown in Figure 3, must not occur before  $C_{\text{ext}}$  is discharged or the retrigger pulse will not have any effect. The discharge time of  $C_{\text{ext}}$  in nanoseconds is guaranteed to be less than  $0.22\,C_{\text{ext}}$  (pF) and is typically  $0.05\,C_{\text{ext}}$  (pF).

For the smallest possible deviation in output pulse widths from various devices, it is suggested that Cext be kept ≥ 1000 pF.

#### WAVEFORMS



### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA
R <sub>ext</sub>	External Timing Resistance	54 74	5.0 5.0		180 260	kΩ
C <sub>ext</sub>	External Capacitance	54,74		No Restric	tion	
R <sub>ext</sub> /C <sub>ext</sub>	Wiring Capacitance at Rext/Cext Terminal	54,74			50	pF

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER			LIMITS		UNITS	TEST C	ONDITIONS
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	IESI C	ONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7		Guaranteed Inp	ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
•оп	Output mon voltage	74	2.7	3.5		V		
		54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub> MIN	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
1.					20	- μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
l <sub>1</sub> L	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current	LS122			11	mA	V <sub>CC</sub> = MAX	
		LS123			20	"'^	VCC - IVIAX	

### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Propagation Delay, A to Q		23	33	ns	
<sup>t</sup> PHL	Propagation Delay, A to Q		32	45	113	$c_{\text{ext}} = 0$
tPLH	Propagation Delay, B to Q		23	44	ns	C <sub>L</sub> = 15 pF
<sup>t</sup> PHL	Propagation Delay, B to Q		34	56	1.3	$R_{\text{ext}} = 5.0 \text{ k}\Omega$
<sup>t</sup> PLH	Propagation Delay, Clear to Q		28	45	ns	$R_L = 2.0 \text{ k}\Omega$
tPHL .	Propagation Delay, Clear to Q		20	27	113	
tW min	A or B to Q		116	200	ns	
tWΩ	A to B to Q	4.0	4.5	5.0	μs	$C_{\text{ext}} = 1000 \text{ pF, } R_{\text{ext}} = 10 \text{ k}\Omega,$ $C_{\text{L}} = 15 \text{ pF, } R_{\text{L}} = 2.0 \text{ k}\Omega$

### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS
STIVIBUL	PARAMETER	MIN TYP MAX UNI		UNITS	
tw/	Pulse Width	40			ns






Fig. 1

Fig. 2








Fig. 3












Fig. 10 — LS123 REMOTE TRIMMING CIRCUIT




Fig. 11—LS122 REMOTE TRIMMING CIRCUIT WITHOUT  $R_{\mbox{\scriptsize ext}}$ 




Fig. 12—LS122 REMOTE TRIMMING CIRCUIT WITH  $\mathbf{R}_{int}$ 



### **TRUTH TABLES**

	LS125A						
INPUTS OUTPUT							
Ē	D	001701					
L.	L	L					
L H H							
н	l x	(7)					

#### LS126A


INP	UTS	OUTPUT
Ε	D	001101
Н	L	
H	Н	н
L	Х	(Z)

L = LOW Voltage Level H = HIGH Voltage Level

X = Don't Care

(Z) = High Impedance (off)


J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)



### SN54LS/74LS125A SN54LS/74LS126A

### **QUAD 3-STATE BUFFERS**

LOW POWER SCHOTTKY



### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER			LIMITS		UNITS	TECT	CONDITIONS	
STIVIBUL	PARAMETER	·	MIN	TYP	MAX	UNITS	lesi	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Ir All Inputs	nput HIGH Voltage for	
.,		54			0.7	.,	1	nput LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>I</sub>	N =-18 mA	
VoH	Output HIGH Voltage	54	2.4			٧		OH = MAX, VIN = VIH	
*OH	Output man voltage	74	2.4			٧	or V <sub>IL</sub> per Truth Table		
.,		54,74		0.25	0.4	٧	$I_{OL} = 12 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$		
VOL	Output LOW Voltage	74		0.35	0.5	٧			
lozh	Output Off Current HIG	Н			20	μΑ	VCC = MAX,	V <sub>OUT</sub> = 2.4 V	
lozL	Output Off Current LOV	V			-20	μΑ	V <sub>CC</sub> = MAX,	V <sub>OUT</sub> = 0.4 V	
L	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX,	V <sub>IN</sub> = 2.7 V	
lн	input riigh current		_		0.1	mA	V <sub>CC</sub> = MAX,	V <sub>IN</sub> = 7.0 V	
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX,$	$V_{CC} = MAX, V_{IN} = 0.4V$	
los	Short Circuit_Current		-40	}	-225	mA	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX	
lcc	Power Supply Current	LS125A			20	mA	Vcc = MAX	$V_{IN} = 0 \text{ V}, V_E = 4.5 \text{ V}$	
-00	. c.r.s. cappiy durion	LS126A			22	111/5	VCC - MAX,	$V_{IN} = 0 \text{ V}, V_E = 0 \text{ V}$	


### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MiN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

### AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	DADAMETE	D	LIMITS			LINITE	TEST CONDITIONS		
STIVIBUL	PARAMETE	н	MIN	TYP	MAX	UNITS	IES	CONDITIONS	
tPLH		LS125A		9.0	15				
<sup>t</sup> PLH	Propagation Delay,	LS126A		9.0	15	ns	Fig. 2		
<sup>t</sup> PHL	Data to Output	LS125A		7.0	18		1 ig. 2		
<sup>t</sup> PHL		LS126A		8.0	18			V <sub>CC</sub> = 5.0 V	
	Output Enable Time			F: 4 F	$C_L = 45 \text{ pF}$ $R_I = 667 \Omega$				
<sup>t</sup> PZH	to HIGH Level	LS126A		16	25	ns	Figs. 4, 5	11_ 007 12	
	Output Enable Time	LS125A		15	25		F: 0 F		
<sup>t</sup> PZL	to LOW Level	LS126A		21	35	ns	Figs. 3, 5		
	Output Disable Time	LS125A			20		F: 4 F		
<sup>t</sup> PHZ	from HIGH Level	LS126A			25	ns	Figs. 4, 5	$V_{CC} = 5.0 \text{ V}$ $C_1 = 5.0 \text{ pF}$	
<sup>t</sup> PLZ	Output Disable Time	LS125A			20		F: 0 F	R <sub>L</sub> = 667 Ω	
	from LOW Level	LS126A			25	ns	Figs. 3, 5	_	





SYMBOL	SW1	SW2
<sup>t</sup> PZH	Open	Closed
tPZL	Closed	Open
tPLZ	Closed	Closed
<sup>t</sup> PHZ	Closed	Closed





**DESCRIPTION** — The SN54LS/74LS132 contains four 2-Input NAND Gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have greater noise margin than conventional NAND Gates

Each circuit contains a 2-input Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations. As long as one input remains at a more positive voltage than VT+ (MAX), the gate will respond to the transitions of the other input as shown in Figure 1.

### SN54LS132 SN74LS132

QUAD 2-INPUT
SCHMITT TRIGGER NAND GATE
LOW POWER SCHOTTKY





### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
lOH .	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		UNITS	TEST COMPITIONS
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
$V_{T+}$	Positive-Going Thresho	ld Voltage	1.5		2.0	V	V <sub>CC</sub> = 5.0 V
V <sub>T</sub> _	Negative-Going Thresh	old Voltage	0.6		1.1	V	V <sub>CC</sub> = 5.0 V
V <sub>T</sub> +-V <sub>T</sub> _	Hysteresis		0.4	0.8		٧	V <sub>CC</sub> = 5.0 V
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =-18 mA
Voн	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{II}$
*UH	Output high voitage	74	2.7	3.4		_ v	VCC = MIN, IOH = 400μA, VIN = VIL
VOL	Output LOW Voltage	54,74		0.25	0.4	V	$V_{CC} = MIN, I_{OL} = 4.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
· OL	Carpar Love Voltago	74		0.35	0.5	V	$V_{CC} = MIN, I_{OL} = 8.0 \text{ mA}, V_{IN} = 2.0 \text{ V}$
I <sub>T+</sub>	Input Current at			-0.14		mA	$V_{CC} = 5.0 \text{ V}, V_{IN} = V_{T+}$
'1+	Positive-Going Thresho	ld		0.14		""	$\sqrt{CC} = 5.0 \text{ V}, \text{ VIN} = \text{VT} +$
IT	Input Current at			-0.18		mA	Vac - 5 a v v v
' -	Negative-Going Thresh	old		-0.10		""	$V_{CC} = 5.0 \text{ V}, V_{IN} = V_{T-}$
IH	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V
חוי	Imput morr current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V
l <sub>I</sub> L	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
los	Output Short Circuit		-20		-100	mA	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0 V
	Current			ļ	100	110-3	vcc 111/20, vool 1 0 v
Long	Power Supply Current					1	l ,,
lcc	Total, Output HIGH			5.9	11	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0 V
	Total, Output LOW		ļ	8.2	14	mA	$V_{CC} = MAX, V_{IN} = 4.5 V$

### AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}} = 25\,^{\circ}\mbox{\scriptsize C}$

CVAADOL	DARAMETER	LIMITS			UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tPLH	Turn Off Delay, Input to Output			22	ns	V <sub>CC</sub> = 5.0 V		
†PHL	Turn On Delay, Input to Output			22	ns	C <sub>L</sub> = 15 pF		



## THRESHOLD VOLTAGE AND HYSTERESIS VERSUS POWER SUPPLY VOLTAGE




Fig. 2

#### THRESHOLD VOLTAGE AND HYSTERESIS VERSUS TEMPERATURE





Fig. 3





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

### SN54LS133 SN74LS133

13-INPUT NAND GATE

LOW POWER SCHOTTKY

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA


### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS			
VIH	Input HIGH Voltage	Input HIGH Voltage				V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7		Guaranteed Inp	ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA	
VOH	Output HIGH Voltage	54	2.5	3.5		٧		H = MAX, VIN = VIH	
*OH	Output Therr voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
HI	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
IL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$		
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				0.5	mA	V <sub>CC</sub> = MAX		
	Total, Output LOW			1	1				

### AC CHARACTERISTICS: TA = 25°C

CVMPOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PLH	Turn Off Delay, Input to Output		10	15	ns	V <sub>CC</sub> = 5.0 V		
<sup>t</sup> PHL	Turn On Delay, Input to Output		40	59	ns	$C_L = 15 pF$		





#### TRUTH TABLE

	OUT							
Α	А В							
L	L	L						
L	н	н						
н	L.	н						
н	н							

### SN74LS136

QUAD 2-INPUT EXCLUSIVE OR GATE

LOW POWER SCHOTTKY

\*OPEN COLLECTOR OUTPUTS

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
VCC	Supply Voltage	4.75	5.0	5.25	V
TA	Operating Ambient Temperature Range	0	25	70	°C
Voн	Output Voltage — High			5.5	V
loL	Output Current — Low			8.0	mA


### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED		LIMITS			TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs		
VIK	Input Clamp Diode Voltage		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
ГОН	Output HIGH Current			100	μΑ	$V_{CC} = MIN, V_{O}$	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX	
.,			0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
				40	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lн	Input HIGH Current			0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
l <sub>L</sub>	Input LOW Current			-0.8	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
lcc	Power Supply Current			10	mA	V <sub>CC</sub> = MAX		

### AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TECT COMPITIONS	
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Other Input LOW		18 18	30 30	ns	V <sub>CC</sub> = 5.0 V	
<sup>†</sup> PLH <sup>†</sup> PHL	Propagation Delay, Other Input HIGH		18 18	30 30	ns	$C_L = 15 \text{ pF, R}_L = 2.0 \text{ k}\Omega$	





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

### SN54LS137 SN74LS137

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS WITH ADDRESS LATCHES

LOW POWER SCHOTTKY

**GUARANTEED OPERATING RANGES** 

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS	
STIVIBUL	PARAMETER	·	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>II</sub>		
топ	Output High Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth	Table	
		54,74		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
lн	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
l L	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V	
los	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX			
lcc	Power Supply Current				18	mA	V <sub>CC</sub> = MAX		

### **FUNCTION TABLE**

		INP	JTS										
E	ENABLE SELECT						OUTPUTS						
GL	G1	G2	С	В	Α	YO	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H X	X	X	X	H	Н	H	H	H	Н	H	Н
Ĥ			<u>^</u>		<del>-</del> -		<u>- н</u>	Н.	Н	Н	——— H	<del>- П</del>	Н
Ĺ	Н	Ĺ	Ĺ	Ĺ	H	H	Ľ	Н	Н	H	Н	Н	H
L	Н	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	Н	L	L	Н	Н	Н	H	Н	L	Н_	Н	Н	Н
L	Н	L ·	Н	L	L	Н	Н	Н	Н	L	Н	Н	н
L,	Н	L	Н	L	Н	H	Н	Н	Н	Н	L	Н	н
L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	н
L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
н	Н	L	Х	х	х	Output corresponding to stored address, L; all others, H							

H = high level, L = low level, X = irrelevant



AC CHARACTERISTICS:  $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$ 

SYMBOL	DADAMETED	LEVELS OF		LIMITS		UNIT	TEST	
STIVIBUL	PARAMETER	DELAY	MIN	TYP	MAX	UNII	CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Time, A,B,C to Y	2 4		11 25	17 38	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Time, A,B,C to Y	3 3		16 19	24 29	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Time, Enable G2 to Y	2 2		13 16	21 27	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Time, Enable G1 to Y	3 3		14 18	21 27	ns	С_ — 15 рі	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Time, Enable GL to Y	3 4		18 25	27 38	ns		

AC SETUP REQUIREMENTS:  $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ 

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tw	Pulse Width — Enable at GL	15			ns	
t <sub>S</sub>	Setup Time, A,B,C	10			ns	V <sub>CC</sub> = 5.0 V
th	Hold Time, A,B,C	10			ns	

### **MOTOROLA**

DESCRIPTION — The LSTTL/MSI SN54LS/74LS138 is a high speed 1-of-8 Decoder/Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three LS138 devices or to a 1-of-32 decoder using four LS138s and one inverter. The LS138 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- DEMULTIPLEXING CAPABILITY
- MULTIPLE INPUT ENABLE FOR EASY EXPANSION
- TYPICAL POWER DISSIPATION OF 32 mW
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

### **PIN NAMES**

$A_0 - A_2$	Address Inputs	-
E1, E2	Enable (Active LOW) Inputs	
E <sub>3</sub>	Enable (Active HIGH) Input	
$\overline{O}_0 - \overline{O}_7$	Active LOW Outputs (Note b)	

### LOADING (Note a)

HIGH	LOW
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
0.5 U.L.	0.25 U.L.
10 U.L.	5(2.5) U.L.

#### NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


## LOGIC DIAGRAM E<sub>1</sub> E<sub>2</sub> E<sub>3</sub> V<sub>CC</sub> = Pin 16 4 56 GND = Pin 8 3 = Pin Numbers 9 12

### SN54LS138 SN74LS138

### 1-OF-8-DECODER/ **DEMULTIPLEXER**


LOW POWER SCHOTTKY





V<sub>CC</sub> = Pin 16 GND = Pin 8

#### CONNECTION DIAGRAM **DIP (TOP VIEW)**



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The LS138 is a high speed 1-of-8 Decoder/Demultiplexer fabricated with the low power Schottky barrier diode process. The decoder accepts three binary weighted inputs  $(A_0, A_1, A_2)$  and when enabled provides eight mutually exclusive active LOW outputs  $(\overline{O}_0.\overline{O}_7)$ . The LS138 features three Enable inputs, two active LOW  $(\overline{E}_1, \overline{E}_2)$  and one active HIGH  $(E_3)$ . All outputs will be HIGH unless  $\overline{E}_1$  and  $\overline{E}_2$  are LOW and  $E_3$  is HIGH. This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four LS138s and one inverter. (See Figure a.)

The LS138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

TI	<b>9</b> 1	IT	ч	T	Λ	o	┏.

		INP	UTS						OUT	PUTS			
Εı	Ē <sub>2</sub>	E3	Ąο	A <sub>1</sub>	A <sub>2</sub>	$\overline{o}_0$	ō₁	$\overline{o}_2$	$\overline{o}_3$	Ō <sub>4</sub>	ō <sub>5</sub>	ō <sub>6</sub>	ō <sub>7</sub>
Н	×	×	×	×	×	н	Н	н	н	н	н	н	Н
х	н	X	×	X	×	н	н	н	н	н	н	Н	н
X	X	L	×	×	×	н	н	н	н	н	Н	н	н
L	L	н	L	L	L	L	н	н	н	н	н	н	Н
L	L	н	н	L	L	н	L	н	н	н	н	н	н
L	L	н	L	Н	L	н	н	L	н	н	Н	н	Н
L	L	н	н	н	L	н	н	. н	L	н	н	н	н
L	L	н	L	L	н	н	н	н	н	L	н	н	н
L	L	н	н	L	н	н	н	н	н	н	L	Н	н
L	L	н	L	н	н	н	н	Н	н	н	н	L	н
Ł	L	н	н	н	н	н	н	н	н	н	н	н	L

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care




Fig. a.

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAIVIETER	1	MIN	TYP	MAX	UNITS	IESI C	ONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7			ut LOW Voltage for
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
VoH	Output HIGH Voltage 54		2.5	3.5		<b>V</b>	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{II}$	
VOH	Output high voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth	Table
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
liH	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
I <sub>I</sub> L	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V
los	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX		
Icc	Power Supply Current			10	mA	V <sub>CC</sub> = MAX	<del></del>	

### AC CHARACTERISTICS: TA = 25°C

CYMAROL	DADAMETED	LEVEL OF		LIMITS		UNITS	TEST	
SYMBOL	PARAMETER	DELAY	MIN	MIN TYP		UNITS	CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address to Output	2 2		13 27	20 41	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address to Output	3 3		18 26	27 39	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay E <sub>1</sub> or E <sub>2</sub> Enable to Output	2 2		12 21	18 32	ns	C <sub>L</sub> = 15 pF	
tPLH tPHL	Propagation Delay E <sub>3</sub> Enable to Output	3 3		17 25	26 38	ns		

## AC WAVEFORMS




Fig. 1




Fig. 2




DESCRIPTION — The LSTTL/MSI SN54LS/74LS139 is a high speed Dual 1-of-4 Decoder/Demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW Outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the LS139 can be used as a function generator providing all four minterms of two variables. The LS139 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- TWO COMPLETELY INDEPENDENT 1-OF-4 DECODERS
- ACTIVE LOW MUTUALLY EXCLUSIVE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

### SN54LS139 SN74LS139


### DUAL 1-OF-4 -DECODER/ DEMULTIPLEXER

LOW POWER SCHOTTKY



V<sub>CC</sub> = Pin 16 GND = Pin 8

### CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


#### **PIN NAMES**

		HIGH	LOW
<u>A</u> 0, A1	Address Inputs	0.5 U.L.	0.25 U.L
Ē	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L
$\overline{o}_0 - \overline{o}_3$	Active LOW Outputs (Note b)	10 U.L.	5 (2.5) U.L

LOADING (Note a)

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



**FUNCTIONAL DESCRIPTION** — The LS139 is a high speed dual 1-of-4 decoder/demultiplexer fabricated with the Schottky barrier diode process. The device has two independent decoders, each of which accept two binary weighted inputs (A<sub>0</sub>, A<sub>1</sub>) and provide four mutually exclusive active LOW outputs ( $\overline{O}_0$ - $\overline{O}_3$ ). Each decoder has an active LOW Enable ( $\overline{E}$ ). When  $\overline{E}$  is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application.

Each half of the LS139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in Fig. a, and thereby reducing the number of packages required in a logic network.

### TRUTH TABLE

	INPUTS			OUTPUTS					
Ē	A <sub>0</sub> A <sub>1</sub>		$\overline{O}_0$ $\overline{O}_1$		$\overline{o}_2$	$\overline{o}_3$			
н	х	×	н	н	Н	н			
L	L	L	L	н	н	н			
L	н	L	н	L	н	н			
L	L	н	Н	н	L	н			
L	н	н	н	н	н	L			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care




Fig. a

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETER	,		LIMITS		LINITO	TECT	ONDITIONS	
SYMBOL	PARAMETER	FANAIVICIEN			MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage 74				0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} =$		
VOH	Output man voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth	Table	
	Output LOW Voltage	54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL		74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lін	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
IL	Input LOW Current	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V	
os	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				11	mA	V <sub>CC</sub> = MAX		

### AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LEVEL OF		LIMITS		LINUTC	TEST	
	PARAIVIETER	DELAY	MIN	TYP	MAX	UNITS	CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address to Output	2 2		13 22	20 33	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address to Output	3 3		18 25	29 38	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
tPLH tPHI	Propagation Delay Enable to Output	2 2		16 21	24 32	ns		




Fig. 1




Fig. 2

### SN54LS145 SN74LS145

**DESCRIPTION** — The SN54LS/74LS145, 1-of-10 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 10-digit incandescent displays. All outputs remain off for all invalid binary input conditions. It is designed for use as indicator/relay drivers or as an open-collector logic circuit driver. Each of the high breakdown output transistors will sink up to 80 mA of current. Typical power dissipation is 35 mW. This device is fully compatible with all TTL families.

## 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR


LOW POWER SCHOTTKY

- LOW POWER VERSION OF 54/74145
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

### LOADING (Note a)

IN NAMES		HIGH	LOW
$\frac{P_0, P_1, P_2, P_3}{\overline{Q}_0 \text{ to } \overline{Q}_9}$	BCD Inputs	0.5 U.L.	0.25 U.L.
	Outputs (Note b)	Open Collector	15 (7.5) U.L.

LOGIC SYMBOL




NOTES:


PI

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

 The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges



#### CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

ีว

TRUTH TABLE

THOTH TABLE													
	INP	UTS						OUT	PUTS				
P <sub>3</sub>	P <sub>2</sub>	P <sub>1</sub>	P <sub>0</sub>	$\bar{a}_0$	$\overline{a}_1$	$\overline{a}_2$	$\bar{\alpha}_3$	₫4	$\bar{Q}_5$	$\bar{a}_6$	ā <sub>7</sub>	ā <sub>8</sub>	δg
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	H	н	L	Н	Н	Н	Н	Н	Н	н	н
L	L	н	L	н	н	L	Н	н	н	н	н	н	н
L	L	н	н	н	Н	Н	L	Н	Н	Н	Н	Н	н
L	Н	L	L	н	н	н	н	L	н	н	Н	н	н
L	Н	L	н	н	Н	н	Н	н	L	н	н	н	Н
L	Н	Н	L	н	Н	Н	Н	Н	Н	L	Н	Н	н
L	Н	Н	н	н	Н	Н	Н	Н	Н	Н	L	Н	н
Н	L	L	L	н	н	Н	Н	Н	Н	Н	Н	L	н
Н	L	L	Н	н	н	Н	Н	Н	н	Н	н	н	L
Н	L	Н	L	н	н	Н	Н	н	Н	Н	н	н	Н
Н	L	н	н	н	н	н	Н	Н	Н	Н	н	Н	н
н	н	L	L	Н	н	Н	н	Н	Н	н	н	Н	н
Н	Н	L	н	Н	н	н	Н	Н	Н	Н	н	н	Н
н	Н	н	L	Н	н	Н	Н	Н	Н	Н	Н	н	Н
н	н	Н	Н	Н	Н	Н	Н	Н	н	н	н	н	H

H = HIGH Voltage Level L = LOW Voltage Level

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			15	٧
lor	Output Current — Low	54 74			12 24	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DARAMETER	DADAMETER		LIMITS		LINITO	TEST CONDITIONS		
SYMBOL	PARAMETER	FANAIVIETER			MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$			
ЮН	Output HIGH Current	54,74			250	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX		
		54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$  I_{OL} = 24 \text{ mA}$	$ V_{IN} = V_{IL} \text{ or } V_{IH}$	
		54,74		2.3	3.0	V	I <sub>OL</sub> = 80 mA	per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, V	V <sub>IN</sub> = 2.7 V	
lН	Input HIGH Current	Input HIGH Current			0.1	mA	V <sub>CC</sub> = MAX, V	V <sub>IN</sub> = 7.0 V	
ΙL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V	V <sub>IN</sub> = 0.4 V	
lcc	Power Supply Current				13	mA	V <sub>CC</sub> = MAX, V	V <sub>IN</sub> = GND	

### AC CHARACTERISTICS: $T_A = 25$ °C

CVMADOL	PARAMETER		LIMITS		UNITS	TEST COMPITIONS	
SYMBOL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PHL	Propagation Delay			50	ns	V <sub>CC</sub> =5.0 V	
<sup>t</sup> PLH	Pn Input to Qn Output			50	110	$C_L = 45 \text{ pF}$	

### **AC WAVEFORMS**




Fig. 1




Fig. 2



**DESCRIPTION** — The SN54LS/74LS147 and the SN54LS/74LS148 are Priority Encoders. They provide priority decoding of the inputs to ensure that only the highest order data line is encoded. Both devices have data inputs and outputs which are active at the low logic level.

The LS147 encodes nine data lines to four-line (8-4-2-1) BCD. The implied decimal zero condition does not require an input condition because zero is encoded when all nine data lines are at a high logic level.

The LS148 encodes eight data lines to three-line (4-2-1) binary (octal). By providing cascading circuitry (Enable Input El and Enable Output EO) octal expansion is allowed without needing external circuitry.

The SN54LS/74LS748 is a proprietary Motorola part incorporating a built-in deglitcher network which minimizes glitches on the GS output. The glitch occurs on the negative going transition of the El input when data inputs 0-7 are at logical ones.

The only dc parameter differences between the LS148 and the LS748 are that (1) Pin 10 (input 0) has a fan-in of 2 on the LS748 versus a fan-in of 1 on the LS148; (2) Pins 1, 2, 3, 4, 11, 12 and 13 (inputs 1, 2, 3, 4, 5, 6, 7) have a fan-in of 3 on the LS748 versus a fan-in of 2 on the LS148.

The only ac difference is that tpHL from El to EO is changed from 40 to 45 ns.

### SN54LS/74LS147

	TOROTION IADEL											
	INPUTS								C	UTI	PUT	s
1	2	3	4	5	6	7	8	9	D	С	В	Α
Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
X	Х	Х	Х	Х	Х	Х	Х	L	L	Н	Н	L
Х	Х	Х	Х	Х	Х	Х	L	Н	L	Н	н	Н
х	Х	Х	Х	Х	Х	L	Н	н	н	L	L	L
х	Х	Х	Х	Х	L	Н	Н	н	н	L	L	Н
Х	Х	Х	Х	L	н	Н	Н	Н	н	L	Н	L
Х	Х	Х	L	Н	Н	Н	Н	Н	н	L	Н	Н
Х	Х	L	Н	Н	Н	Н	Н	н	н	Н	L	L
Х	L	Н	Н	Н	н	н	Н	Н	н	Н	L	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	L

#### SN54LS/74LS148 SN54LS/74LS748 FUNCTION TABLE


	INPUTS									0	UTP	UTS	•
EI	0	1	2	3	4	5	6	7	A2	A1	ΑO	GS	ΕO
Н	х	х	Х	Х	Х	х	Х	Х	Н	Н	Н	Н	Н
L	Н	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	н	L
L	Х	Х	Х	Х	Х	Х	Х	L	L	L	L	L	Н
L	Х	Х	Х	Х	Х	Х	L	Н	L	L	н	L	н
L	Х	Х	Х	Х	Х	L	Н	Н	L	Н	L	L	Н
L	Х	Х	Х	Х	L	Н	Н	Н	L	Н	Н	L	Н
L	Х	Х	Х	L	Н	Н	Н	Н	Н	L	L	L	Н
L	Х	Х	L	Н	Н	Н	Н	Н	н	L	Н	L	Н
L	Х	L	Н	Н	Н	Н	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	Н

 $\mathbf{H} = \mathbf{high}$  logic level,  $\mathbf{L} = \mathbf{low}$  logic level,  $\mathbf{X} = \mathbf{irrelevant}$ 


### SN54LS/74LS147 SN54LS/74LS148 SN54LS/74LS748

10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

LOW POWER SCHOTTKY



### **FUNCTIONAL BLOCK DIAGRAMS**



## **5**

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMPOL	DADAMETED		LIMITS		UNITS	TEGT COMPLETIONS			
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,	Input I OW Voltage			0.7	v	Guaranteed Input LOW Voltage for			
V <sub>IL</sub>	Input LOW Voltage				0.8	· ·	All Inputs		
V <sub>IK</sub>	Input Clamp Diode Voltage			-0.65	- 1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
VoH	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{II}$ or $V_{IL}$ per Truth Table		
*OH	Output high voltage	74	2.7	3.5		V			
		54,74		0.25	0.4	V	IOL = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA		
I <sub>I</sub> H	Input HIGH Current All Others Input 0 (LS748) Inputs 1–7 (LS148) Inputs 1–7 (LS748)				20 40 40 60	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
	All Others Input 0 (LS748) Inputs 1–7 (LS148) Inputs 1–7 (LS748)			0.1 0.2 0.2 0.3	mA	V <sub>CC</sub> = MAX, V <sub>II</sub>	N = 7.0 V		
lıL	Input LOW Current All Others Input 0 (LS748) Inputs 1–7 (LS148) Inputs 1–7 (LS748)				-0.4 -0.8 -0.8 -1.2	mA	V <sub>CC</sub> = MAX, V <sub>II</sub>	N = 0.4 V	
los	Short Circuit Current	- 20		- 100	mA	V <sub>CC</sub> = MAX			
<sup>І</sup> ссн	Power Supply Current Outp			17	mA	V <sub>CC</sub> = MAX, All	Inputs = 4.5 V		
ICCL	Output Low			20	mA	V <sub>CC</sub> = MAX, Inp All Other Inputs	outs 7 & E1 = GND = 4.5 V		

### AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

### SN54LS/74LS147

SYMBOL	FROM	то	WAVEFORM		LIMITS	3	UNIT	TEST CONDITIONS	
STIVIBUL	(INPUT)	(OUTPUT)	VVAVEFUNIVI	MIN	TYP	MAX	UNII		
<sup>t</sup> PLH	Any	Any	In-phase		12	18	ns		
<sup>t</sup> PHL	7.1.1,	7.017	output		12	18	113	CL = 15 pF,	
t <sub>PLH</sub>	Any	Any	Out-of-phase		21	33	ns	$R_L = 2 k\Omega$	
t <sub>PHL</sub>	,	,	output		15	23			

### SN54LS/74LS148 SN54LS/74LS748

SYMBOL	FROM	то	WAVEFORM		LIMITS			TEST CONDITIONS	
STIVIBUL	(INPUT)	(OUTPUT)	VVAVEFORIVI	MIN	TYP	MAX	UNIT	TEST CONDITIONS	
tPLH	1 thru 7	A0, A1, or A2	In-phase		14	18	ns		
tPHL		70,71,01712	output		15	25			
<sup>t</sup> PLH	1 thru 7	A0, A1, or A2	Out-of-phase		20	36	ns		
tPHL	1 4114 7	A0, A1, 01 A2	output		16	29	5	C <sub>L</sub> = 15 pF,	
<sup>t</sup> PLH	Othru 7	EO	Out-of-phase		7.0	18	ns		
tPHL .	O tilla 7	20	output		25	40			
tpLH	0 thru 7	GS	In-phase		35	55	ns	$R_L = 2 k\Omega$ ,	
tPHL	O till d 7		output		9.0	21			
<sup>t</sup> PLH	EI	A0, A1, or A2	In-phase		16	25	ns		
tPHL	C1	A0, A1, 01 A2	output		12	25	"		
t <sub>PLH</sub>	EI	GS	In-phase		12	17	ns		
tPHL	CI	33	output		14	36			
<sup>t</sup> PLH	EI	EO	In-phase		12	21	ns		
<sup>t</sup> PHL	Li		output		28 30	40 45	"	(LS148) (LS748)	



**DESCRIPTION** — The TTL/MSI SN54LS/74LS151 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS151 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- FULLY BUFFERED COMPLEMENTARY OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

### SN54LS151 SN74LS151

### 8-INPUT MULTIPLEXER


LOW POWER SCHOTTKY


PIN NAMES		LOADING (Note a)				
		HIGH	LOW			
$S_0 - S_2$	Select Inputs	0.5 U.L.	0.25 U.L.			
S <sub>0</sub> – S <sub>2</sub> E	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.			
10 - 17	Multiplexer Inputs	0.5 U.L.	0.25 U.L.			
z	Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.			
Z	Complementary Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.			


### NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.







**FUNCTIONAL DESCRIPTION** – The LS151 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>. Both assertion and negation outputs are provided. The Enable input (E) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

$$\begin{split} Z &= \overline{E} \cdot (I_0 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_1 \cdot S_0 \cdot \overline{S}_1 \cdot \overline{S}_2 + I_2 \cdot \overline{S}_0 \cdot S_1 \cdot \overline{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \overline{S}_2 + \\ & I_4 \cdot \overline{S}_0 \cdot \overline{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \overline{S}_1 \cdot S_2 + I_6 \cdot \overline{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2). \end{split}$$

The LS151 provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the LS151 can provide any logic function of four variables and its negation.

#### **TRUTH TABLE**

Ē	S <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	10	11	12	lз	14	15	16	17	Ž	Z
H	X	X	×	Х	X	Х	×	×	X	×	×	Н	
L	L	L	L	L	X	X	Х	X	X	X	×	н	L
L	L	L	L	Н	×	×	х	×	X	×	X	L	- н ]
L	L	L	н	×	L	X	X	X	х	X	X	н	L
l L	L	L	н	×	н	х	X	×	X	X	×	L	н)
L	L	н	L	×	×	L	X	X	×	×	X	н	ᅵᅵ
L	L	н	L	×	×	н	X	X	×	×	×	L	н
L	L	н	н	×	×	X	L	X	X	X	X	н	ᆫ
L	L	н	н	×	×	X	н	×	×	×	×	L	н
L	н	L	L	×	×	X	×	L	×	×	×	н	L
L	н	L	L	×	×	×	×	н	×	×	X	L	н
L	н	L	Н	×	×	×	×	×	L	×	X	н	L
L	н	L	н	×	×	X	×	×	н	×	X	L	н
L	н	н	L	×	X	×	×	X	X	L	×	н	니
L	н	н	L	X	×	X	×	×	×	н	×	L	н
L	н	Н	н	х	×	Х	×	×	×	x	L	н	L
L	Н	Н	н	х	x	Х	Х	х	Х	Х	Н	L	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS			
STIVIBUL	PARAMETER	FANAIVIETEN			MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
٧		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			8.0	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> =-18 mA		
Voн	Output HIGH Voltage 54		2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
₹OH	Output File III Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth	Table	
.,		54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub> M		
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ин	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
lL .	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX			
lcc	Power Supply Current				10	mA	V <sub>CC</sub> = MAX		

# AC CHARACTERISTICS: $T_A = 25$ °C

CVAROU	DADAMETER		LIMITS		LIMITO	TEST CONDITIONS			
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS			
tPLH tPHL	Propagation Delay Select to Output Z		27 18	43 30	ns				
tPLH tPHL	Propagation Delay Select to Output Z		14 20	23 32	ns				
tPLH tPHL	Propagation Delay Enable to Output Z		26 20	42 32	ns	V <sub>CC</sub> = 5.0 V			
tPLH tPHL	Propagation Delay Enable to Output Z		15 18	24 30	ns	$C_L = 15 \text{ pF}$			
tPLH tPHL	Propagation Delay Data to Output Z		20 16	32 26	ns				
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Data to Output Z		13 12	21 20	ns				

# AC WAVEFORMS




Fig. 1




Fig. 2



**DESCRIPTION** — The LSTTL/MSI SN54LS/74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the LS153 can generate any two functions of three variables. The LS153 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- SEPARATE ENABLE FOR EACH MULTIPLEXER
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

# SN54LS153 SN74LS153

#### **DUAL 4-INPUT MULTIPLEXER**


LOW POWER SCHOTTKY


PIN NAMES		LOADIN	IG (Note a)
		HIGH	LOW
S <sub>0</sub> E	Common Select Input	0.5 U.L.	0.25 U.L.
Ē	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
10, 11	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
ž ,	Multiplexer Output (Note b)	10 U.L.	5 (2.5) U.L.

#### NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





V<sub>CC</sub> = Pin 16 GND = Pin 8

# CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

E

**FUNCTIONAL DESCRIPTION** — The LS153 is a Dual 4-Input Multiplexer fabricated with Low Power, Schottky barrier diode process for high speed. It can select two bits of data from up to four sources under the control of the common Select Inputs (S<sub>0</sub>, S<sub>1</sub>). The two 4-input multiplexer circuits have individual active LOW Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) which can be used to strobe the outputs independently. When the Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) are HIGH, the corresponding outputs (Z<sub>a</sub>, Z<sub>b</sub>) are forced LOW.

The LS153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select Inputs. The logic equations for the outputs are shown below.

$$\begin{split} &Z_a = \overline{\mathsf{E}}_a \cdot (\mathsf{I}_{0a} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1a} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2a} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3a} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \\ &Z_b = \overline{\mathsf{E}}_b \cdot (\mathsf{I}_{0b} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1b} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2b} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3b} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \end{split}$$

The LS153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The LS153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

**TRUTH TABLE** 

SELECT	INPUTS		INPUTS (a or b)							
S <sub>0</sub>	S <sub>1</sub>	Ē	10	Ιη	12	l3	Z			
×	х	Н	х	×	×	х	L			
L	L	L	L	×	x	×	L			
L	L	L	н	x	×	×	н			
н	L	L	х	L	×	×	L			
н	L	L	х	н	×	×	н			
L	н	L	х	×	L	×	L			
L	н	L	×	×	Н	×	н			
Н	н	L	х	×	×	L	L			
н	н	L	×	×	×	Н	н			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	>
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS				
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	TEST	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for		
.,		54			0.7			ut LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs			
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA			
VoH	Output HIGH Voltage 54		2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{I}$			
VОН	Output man voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth Table			
.,		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$		
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table		
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V		
ΊΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V		
կլ	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V			
los	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX				
lcc	Power Supply Current			10	mA	V <sub>CC</sub> = MAX				

# AC CHARACTERISTICS: T<sub>A</sub> = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER	MIN	TYP MAX		UNITS	TEST CONDITIONS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Data to Output		10 17	15 26	ns	Fig. 2		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Select to Output		19 25	29 38	ns	Fig. 1	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Enable to Output		16 21	24 32	ns	Fig. 2		

## AC WAVEFORMS




Fig. 1




Fig. 2



**DESCRIPTION** — The SN54LS/74LS155 and SN54LS/74LS156 are high speed Dual.1-of-4 Decoder/Demultiplexers. These devices have two decoders with common 2-bit Address inputs and separate gated Enable inputs. Decoder "a" has an Enable gate with one active HIGH and one active LOW input. Decoder "b" has two active LOW Enable inputs. If the Enable functions are satisfied, one output of each decoder will be LOW as selected by the address inputs. The LS156 has open collector outputs for wired-OR (DOT-AND) decoding and function generator applications.

The LS155 and LS156 are fabricated with the Schottky barrier diode process for high speed and are completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- COMMON ADDRESS INPUTS
- TRUE OR COMPLEMENT DATA DEMULTIPLEXING
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


#### PIN NAMES

		HIGH	LOW
A <sub>0</sub> , A <sub>1</sub>	Address Inputs	0.5 U.L.	0.25 U.L.
$\overline{E}_a$ , $\overline{E}_b$	Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.
Ea	Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
$\overline{O}_0 - \overline{O}_3$	Active LOW Outputs (Note b)	10 U.L.	5 (2.5) U.L.

#### NOTES


a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

 The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges. The HIGH level drive for the LS156 must be established by an external resistor.



# SN54LS/74LS155 SN54LS/74LS156

DUAL 1-OF-4 DECODER/
DEMULTIPLEXER
LS156-OPEN-COLLECTOR
LOW POWER SCHOTTKY



# CONNECTION DIAGRAM DIP (TOP VIEW)

1 E <sub>a</sub>	V <sub>CC</sub> 16
2 □ Ē <sub>a</sub>	Ē <sub>b</sub> 🗖 15
3 ☐ A1	Ē <sub>b</sub> ☐ 14
4 □ Ō3a	A0 13
5 ☐ Ō2a	Ō3b ☐ 12
6 □ Ō1a	Ō <sub>2b</sub> ☐ 11
7 ☐ Ō <sub>Oa</sub>	ō1ь 🗖 10
8 ☐ GND	ō <sub>Оь</sub> □ 9

J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOADING (Note a)

5

**FUNCTIONAL DESCRIPTION** — The LS155 and LS156 are Dual 1-of-4 Decoder/Demultiplexers with common Address inputs and separate gated Enable inputs. When enabled, each decoder section accepts the binary weighted Address inputs (A<sub>0</sub>, A<sub>1</sub>) and provides four mutually exclusive active LOW outputs ( $\overline{O}_0$ – $\overline{O}_3$ ). If the Enable requirements of each decoder are not met, all outputs of that decoder are HIGH.

Each decoder section has a 2-input enable gate. The enable gate for Decoder "a" requires one active HIGH input and one active LOW input  $(E_a \cdot \overline{E}_a)$ . In demultiplexing applications, Decoder "a" can accept either true or complemented data by using the  $\overline{E}_a$  or  $E_a$  inputs respectively. The enable gate for Decoder "b" requires two active LOW inputs  $(\overline{E}_b \cdot \overline{E}_b)$ . The LS155 or LS156 can be used as a 1-of-8 Decoder/Demultiplexer by tying  $E_a$  to  $\overline{E}_b$  and relabeling the common connection as (A<sub>2</sub>). The other  $\overline{E}_b$  and  $\overline{E}_a$  are connected together to form the common enable.

The LS155 and LS156 can be used to generate all four minterms of two variables. These four minterms are useful in some applications replacing multiple gate functions as shown in Fig. a. The LS156 has the further advantage of being able to AND the minterm functions by tying outputs together. Any number of terms can be wired-AND as shown below.

$$\begin{split} & \text{f} = (\text{E} + \text{A}_0 + \text{A}_1) \cdot (\text{E} + \overline{\text{A}}_0 + \text{A}_1) \cdot (\text{E} + \text{A}_0 + \overline{\text{A}}_1) \cdot (\text{E} + \overline{\text{A}}_0 + \overline{\text{A}}_1) \\ & \text{where } \text{E} = \text{E}_a + \overline{\text{E}}_a; \text{E} = \text{E}_b + \text{E}_b \end{split}$$




Fig. a

#### TRUTH TABLE

ADD	RESS	ENAB	LE "a"	"a" OUTPUT "a				ENAB	LE "b"	OUTPUT "b"			
A <sub>0</sub>	Α1	Ea	Ēa	ō <sub>0</sub>	Ō <sub>1</sub> ₄	$\bar{o}_2$	ō <sub>3</sub>	Ēb	Ē <sub>b</sub>	$\bar{o}_0$	ō <sub>1</sub>	ō <sub>2</sub>	ō <sub>3</sub>
х	х	L	Х	Н	Н	н	Н	Н	х	Н	Н	Н	н
×	x	×	Н	н	Н	Н	Н	×	н	Н	Н	Н	Н
L	L	н	L	L	Н	Н	Н	L	L	L	Н	н	Н
Н	L	Н	L	Н	L	Н	Н	L	L	Н	L	Н	Н
Ĺ	н	Н	L	н	Н	L	Н	L	L	Н	Н	L	Н
Н	н	н	L	н	Н	Н	L	L	L	Н	Н	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER		MIN TYP		MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7	.,	1	ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	\	All Inputs	III Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
V <sub>OH</sub> C	Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V$		
		74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table		
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
l <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				10	mA	V <sub>CC</sub> = MAX		

# AC CHARACTERISTICS $T_A = 25$ °C

SYMBOL	PARAMETER	LIMI	LIMITS UNITS			TEST CONDITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address, E <sub>a</sub> or E <sub>b</sub> to Output	10 19	15 30	ns	Fig. 1	
<sup>t</sup> PLH tPHL	Propagation Delay Address to Output	17 19	26 30	ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Ea to Output	18 18	27 27	ns	Fig. 1	

## AC WAVEFORMS




Fig. 1




Fig. 2

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMPOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
VIL Input LOW Volta		54			0.7			ut LOW Voltage for	
	Input LOW Voltage 74				0.8	V	All inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> =-18 mA		
ЮН	Output HIGH Current	54,74			100	μA	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX		
		54,74		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V	
ΙΗ	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
Icc	Power Supply Current				10	mA	V <sub>CC</sub> = MAX		

# AC CHARACTERISTICS $T_A = 25^{\circ}C$

SYMBOL	PARAMETER	LIMITS UNITS			TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address, Ea or Eb to Output	25 34	40 51	ns	Fig. 1	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Address to Output	31 34	46 51	ns	Fig. 2	$C_L = 15 \text{ pF}$ $R_1 = 2 \text{ k}\Omega$
tPLH tPHL	Propagation Delay Ea to Output	32 32	48 48	ns	Fig. 1	-

# AC WAVEFORMS




Fig. 1




Fig. 2



**DESCRIPTION** — The LSTTL/MSI SN54LS/74LS157 is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected data in the true (non-inverted) form. The LS157 can also be used to generate any four of the 16 different functions of two variables. The LS157 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

# SN54LS157 SN74LS157

#### **QUAD 2-INPUT MULTIPLEXER**

LOW POWER SCHOTTKY

		HIGH	LOW
S	Common Select Input	1.0 U.L.	0.5 U.L.
Ē	Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
1 <sub>0a</sub> - 1 <sub>0d</sub>	Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
1 <sub>1a</sub> - 1 <sub>1d</sub>	Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
$Z_a - Z_d$	Multiplexer Outputs (Note b)	10 U.L.	5 (2.5) U.L.


LOADING (Note a)


#### NOTES:

PIN NAMES

a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





LOGIC SYMBOL

V<sub>CC</sub> = Pin 16 GND = Pin 8

# CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION - The LS157 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S). The Enable Input (E) is active LOW. When E is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs.

The LS157 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

$$\begin{split} & Z_a = \overline{E} \cdot (I_{1a} \cdot S + I_{0a} \cdot \overline{S}) \\ & Z_c = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot \overline{S}) \\ \end{split} \qquad \qquad \begin{aligned} & Z_b = \overline{E} \cdot (I_{1b} \cdot S + I_{0b} \cdot \overline{S}) \\ & Z_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S}) \end{aligned}$$

$$Z_h = \overline{E} \cdot (I_{1h} \cdot S + I_{0h} \cdot \overline{S})$$

$$Z_c = \overline{E} \cdot (I_{1c} \cdot S + I_{0c} \cdot S)$$

$$Z_d = \overline{E} \cdot (I_{1d} \cdot S + I_{0d} \cdot \overline{S})$$

A common use of the LS157 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS157 can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.

#### **TRUTH TABLE**

ENABLE	SELECT INPUT	INPUTS		ОИТРИТ
Ē	S	10	l <sub>1</sub>	Z
н	×	×	×	L
L	н	×	L	L
L	н	×	н	н
L	L	L	×	L
L	L	н	×	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн ·	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DARAMETER		LIMITS			LINUTC	TEST COMPITIONS		
SYMBOL	PARAMETER	· · · · · · · · · · · · · · · · · · ·	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7			ut LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs		
ViK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA	
Voн	Output HIGH Voltage	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V or V <sub>IL</sub> per Truth Table		
VОН	Output man voltage	74	2.7	3.5		V			
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA		
lін	Input HIGH Current I <sub>O</sub> ,I <sub>1</sub> E,S				20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
	I <sub>O</sub> ,I <sub>1</sub> Ē,S				0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
lıL.	Input LOW Current IO,I1 E,S				-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				16	mA	V <sub>CC</sub> = MAX		

# AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEGT COMPLETIONS		
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PLH tpHL	Propagation Delay Data to Output		9.0 9.0	14 14	ns	Fig. 2		
tPLH tPHL	Propagation Delay Enable to Output		13 14	20 21	ns	Fig. 1	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF	
tPLH tPHL	Propagation Delay Select to Output		15 18	23 27	ns	Fig. 2		

# AC WAVEFORMS




Fig. 1




Fig. 2

**DESCRIPTION** — The LSTTL/MSI SN54LS/74LS158 is a high speed Quad 2-Input Multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four buffered outputs present the selected data in the inverted form. The LS158 can also generate any four of the 16 different functions of two variables. The LS158 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

## SCHOTTKY PROCESS FOR HIGH SPEED

- MULTIFUNCTION CAPABILITY
- INVENTED CUITOUTO
- INVERTED OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

# SN54LS158 SN74LS158

#### **QUAD 2-INPUT MULTIPLEXER**

LOW POWER SCHOTTKY

# PIN NAMES


	HIGH	LOW
Common Select Input	1.0 U.L.	0.5 U.L.
Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
Data Inputs from Source 0	0.5 U.L.	0.25 U.L.
Data Inputs from Source 1	0.5 U.L.	0.25 U.L.
Inverted Outputs (Note b)	10 U.L.	5 (2.5) U.L.
	Enable (Active LOW) Input Data Inputs from Source 0 Data Inputs from Source 1	Common Select Input 1.0 U.L. Enable (Active LOW) Input 1.0 U.L. Data Inputs from Source 0 0.5 U.L. Data Inputs from Source 1 0.5 U.L.


LOADING (Note a)

## NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





 $V_{CC} = Pin 16$ GND = Pin 8

#### CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

**FUNCTIONAL DESCRIPTION** — The LS158 is a Quad 2-Input Multiplexer fabricated with the Schottky barrier diode process for high speed. It selects four bits of data from two sources under the control of a common Select Input (S) and presents the data in inverted form at the four outputs. The Enable Input  $(\overline{E})$  is active LOW. When  $\overline{E}$  is HIGH, all of the outputs  $(\overline{Z})$  are forced HIGH regardless of all other inputs.

The LS158 is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input.

A common use of the LS158 is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select Input. A less obvious use is as a function generator. The LS158 can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

TRUTH TABLE

ENABLE	SELECT INPUT	INPUTS		OUTPUT
Ē	s	10	l <sub>1</sub>	Z
Н	×	х	×	н
L	L	L	×	н
L	L	н	×	L
L	н	×	L	н
L	н	X	Н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CYMAROL	DADAMETER			LIMITS		LINITO	TEOT	CONDITIONS
SYMBOL	PARAMETER	í 	MIN	TYP	MAX	UNITS	IESI	CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
.,		54			0.7	.,		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
V <sub>IK</sub>	Input Clamp Diode Volt	Input Clamp Diode Voltage		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, III	$_{N} = -18 \text{ mA}$
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$_{H} = MAX, V_{IN} = V_{IH}$
νоп	Output High Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth Table	
.,	0	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN$ ,
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
lін	Input HIGH Current IO,I1 E,S				20 40	μΑ	V <sub>CC</sub> = MAX, V	′ <sub>IN</sub> = 2.7 V
	I <sub>O</sub> ,I <sub>1</sub> Ē,S				0.1 0.2	mA	V <sub>CC</sub> = MAX, \	'IN = 7.0 V
lıL.	Input LOW Current IO,I1 Ē,S				-0.4 -0.8	mA	V <sub>CC</sub> = MAX, \	′ <sub>IN</sub> = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				8.0	mA	V <sub>CC</sub> = MAX	

# AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS		
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Data to Output		7.0 10	12 15	ns	Fig. 2		
<sup>t</sup> PLH tPHL	Propagation Delay Enable to Output		11 18	17 24	ns	Fig. 1	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	
tPLH tPHL	Propagation Delay Select to Output		13 16	20 24	ns	Fig. 2		

# AC WAVEFORMS




Fig. 1




Fig. 2



DESCRIPTION — The LS160A/161A/162A/163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The LS160A and LS162A count modulo 10 (BCD). The LS161A and LS163A count modulo 16 (binary.)

The LS160A and LS161A have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162A and LS163A have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

	BCD (Modulo 10)	Binary (Modulo 16)
Asynchronous Reset	LS160A	LS161A
Synchronous Reset	LS162A	LS163A


- . SYNCHRONOUS COUNTING AND LOADING
- TWO COUNT ENABLE INPUTS FOR HIGH SPEED SYNCHRONOUS EXPANSION
- TERMINAL COUNT FULLY DECODED
- EDGE-TRIGGERED OPERATION
- TYPICAL COUNT RATE OF 35 MHz

PIN NAM	INAMES		LOW			
PE	Parallel Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.			
Po-P3	Parallel Inputs	0.5 U.L.	0.25 U.L.			
CEP	Count Enable Parallel Input	0.5 U.L.	0.25 U.L.			
CET	Count Enable Trickle Input	1.0 U.L.	0.5 U.L.			
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.			
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.			
SR	Synchronous Reset (Active LOW) Input	1.0 U.L.	0.5 U.L.			
$Q_0-Q_3$	Parallel Outputs (Note b)	10 U.L.	5 (2.5) U.L.			
TC	Terminal Count Output (Note b)	10 U.L.	5 (2.5) U.L.			

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

#### STATE DIAGRAM



#### LOGIC FOUATIONS

Count Enable = CEP • CET • PE

TC for LS160A & LS162A = CET •  $Q_0 \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet Q_3$ TC for LS161A & LS163A = CET •  $Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3$ 

LOADING (Note a)

Preset =  $\overline{PE} \cdot CP + (rising clock edge)$ Reset =  $\overline{MR}$  (LS160A & LS161A) Reset =  $\overline{SR} \cdot CP + (rising clock edge)$ 

(LS162A & LS163A)


#### NOTE:

The LS160A and LS162A can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14, or 15, it will return to its normal sequence within two clock pulses.

# SN54LS/74LS160A SN54LS/74LS161A SN54LS/74LS162A SN54LS/74LS163A

#### BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS


LOW POWER SCHOTTKY



V<sub>CC</sub> = Pin 16 GND = Pin 8

\*MR for LS160A and LS161A \*SR for LS162A and LS163A

# CONNECTION DIAGRAMS DIP (TOP VIEW)



\*MR for LS160A and LS161A \*SR for LS162A and LS163A

J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05

(Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The LS160A/161A/162A/163A are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. These counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the LS160A and LS161A) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs — Parallel Enable ( $\overline{PE}$ ), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — select the mode of operation as shown in the tables below. The Count Mode is enabled when the CEP, CET, and  $\overline{PE}$  inputs are HIGH. When the  $\overline{PE}$  is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET can be used to inhibit the count sequence. With the  $\overline{PE}$  held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET-CEP) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.

The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The LS160A and LS162A count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do *not* generate a TC output.

The LS161A and LS163A count modulo 16 following a binary sequence. They generate a TC when the CET input is HIGH while the counter is in state 15 (HHHH). From this state they increment to state 0 (LLLL).

The Master Reset  $(\overline{MR})$  of the LS160A and LS161A is asynchronous. When the  $\overline{MR}$  is LOW, it overrides all other input conditions and sets the outputs LOW. The  $\overline{MR}$  pin should never be left open. If not used, the  $\overline{MR}$  pin should be tied through a resistor to  $V_{CC}$ , or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset (SR) input of the LS162A and LS163A acts as an edge-triggered control input, overriding CET, CEP and PE, and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.

#### MODE SELECT TABLE

*SR	PE	CET	CEP	Action on the Rising Clock Edge (」つ)
L	Х	×	×	RESET (Clear)
н	L	×	×	LOAD $(P_n \rightarrow Q_n)$
н	н	н	н	COUNT (Increment)
Н	н	L	×	NO CHANGE (Hold)
н	н	×	L	NO CHANGE (Hold)

\*For the LS162A and LS163A only. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
OL	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		LINUTC	TEST CONDITIONS	
3 TIVIBOL	FARAIVIETER		MIN	TYP	MAX	UNITS	TEST	ONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
V.					0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
VoH	Output HIGH Voltage	54	2.5	3.5		V	VCC = MIN, IOI	H = MAX, VIN = VIH
* On	Output Filder Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	V <sub>CC</sub> = V <sub>CC</sub> MIN,
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table
<b>ПН</b>	Input HIGH Current MR, Data, CEP, Cloc PE, CET	k			20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V
	MR, Data, CEP, Clock PE, CET		,		0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V
IIL	Input LOW Current MR, Data, CEP, Cloc PE, CET	k			-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				31 32	mA	V <sub>CC</sub> = MAX	

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER			LIMITS			TEGT	ONDITIONS
SYMBOL	PARAMETER	<b>(</b>	MIN	TYP	MAX	UNITS	TEST	ONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
VoH	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$
VОН	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	I <sub>OL</sub> = 8.0 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
I <sub>I</sub> H	Input HIGH Current Data, CEP, Clock PE, CET, SR				20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	<sub>IN</sub> = 2.7 V
	Data, CEP, Clock PE, CET, SR				0.1 0.2	mA	V <sub>CC</sub> = MAX, V	N = 7.0 V
اا∟	Input LOW Current Data, CEP, Clock PE, CET, SR				-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				31 32	mA	V <sub>CC</sub> = MAX	

#### AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	25	32		MHz	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to TC		20 18	35 35	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Q		13 18	24 27	ns	$V_{CC} = 5.0 \text{ V}$ $C_1 = 15 \text{ pF}$
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CET to TC		9.0 9.0	14 14	ns	
<sup>t</sup> PHL	MR or SR to Q		20	28	ns	

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	DARAMETER	LIMITS			UNITS	TEST COMPLETIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
twCP	Clock Pulse Width Low	25			ns		
tw	MR or SR Pulse Width	20			ns	$V_{CC} = 5.0 \text{ V}$	
t <sub>s</sub>	Setup Time, other*	20			ns	VCC — 5.0 V	
t <sub>S</sub>	Setup Time PE or SR	25			ns		
th	Hold Time, Any Input	0			ns		

<sup>\*</sup>CEP, CET or DATA

#### **DEFINITION OF TERMS:**

SETUP TIME (t<sub>s</sub>) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME  $(t_{rec})$  — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

#### **AC WAVEFORMS**

# CLOCK TO OUTPUT DELAYS, COUNT FREQUENCY, AND CLOCK PULSE WIDTH.





Fig. 1

MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME.



#### AC WAVEFORMS (Cont'd)

# COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS

The positive TC pulse occurs when the outputs are in the  $(Q_0 \bullet \overline{Q_1} \bullet \overline{Q_2} \bullet Q_3)$  state for the LS160 and LS162 and the  $(Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3)$  state for the LS161 and LS163.




Fig. 3

Other Conditions:  $CP = \overline{PE} = CEP = \overline{MR} = H$ 

#### CLOCK TO TERMINAL COUNT DELAYS.

The positive TC pulse is coincident with the output state (Q<sub>0</sub>  $\bullet$   $\overline{Q_1}$   $\bullet$   $\overline{Q_2}$   $\bullet$  Q<sub>3</sub>) for the LS161 and LS163 and (Q<sub>0</sub>  $\bullet$  Q<sub>1</sub>  $\bullet$  Q<sub>2</sub>

• Q<sub>3</sub>) for the LS161 and LS163.




Fig. 4

Other Conditions:  $\overline{PE} = CEP = CET = \overline{MR} = H$ 

# SETUP TIME (t<sub>s</sub>) AND HOLD TIME (t<sub>h</sub>) FOR PARALLEL DATA INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.




Fig. 5

Other Conditions:  $\overline{PE} = L$ ,  $\overline{MR} = H$ 

# SETUP TIME $(t_s)$ AND HOLD TIME $(t_h)$ FOR COUNT ENABLE (CEP) AND (CET) AND PARALLEL ENABLE (PE) INPUTS.

The shaded areas indicate when the input is permitted to change for predictable output performance.





Fig. 6



Other Conditions:  $\overline{PE} = H$ ,  $\overline{MR} = H$ 

Fig. 7

# MOTOROLA SCHOTTKY TTL DEVICES

# MOTOROLA

DESCRIPTION — The SN54LS/74LS164 is a high speed 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with the LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

# SN54LS164 SN74LS164

#### SERIAL-IN PARALLEL-OUT SHIFT REGISTER

LOW POWER SCHOTTKY


- TYPICAL SHIFT FREQUENCY OF 35 MHz
- ASYNCHRONOUS MASTER RESET
- GATED SERIAL DATA INPUT
- FULLY SYNCHRONOUS DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

# PIN NAMES LOADING (Note a) HIGH LOW A, B Data Inputs 0.5 U.L. 0.25 U.L. CP Clock (Active HIGH Going Edge) Input 0.5 U.L. 0.25 U.L.


## NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

 The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




# CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



FUNCTIONAL DESCRIPTION — The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q<sub>0</sub> the logical AND of the two data inputs (A•B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

#### MODE SELECT - TRUTH TABLE

OPERATING		INPUTS	OUTPUTS		
MODE	MR	А	В	α <sub>0</sub>	Q <sub>1</sub> – Q <sub>7</sub>
Reset (Clear)	L	×	Х	L	L-L
	Н	1	ī	L	qo – q6
Shift	н	1	h	L	90 – 96
Snirt	н	h	1	L	qo — q6
	н	h	h	н	q <sub>0</sub> – q <sub>6</sub>

L (I) = LOW Voltage Levels H (h) = HIGH Voltage Levels

X = Don't Care

q<sub>n</sub> = Lower case letters indicate the state of the referenced input or output one set-up time prior to the LOW to HIGH clock transition.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ІОН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			T	LIMITS		l			
SYMBOL	PARAMETER	}	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage All Inputs		
		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	All Inputs	
VIK	Input Clamp Diode Volt		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN}$	=-18 mA		
VOH Output HIGH Voltage	54	2.5	3.5		٧	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{OH}$			
	Output High Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth Table		
	Output LOW Voltage	54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL		74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
IH	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
lL.	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V		
os	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX			
lcc	Power Supply Current			27	mA	V <sub>CC</sub> = MAX			

## AC CHARACTERISTICS: T<sub>A</sub> = 25°C


SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>f</sup> MAX	Maximum Clock Frequency	25	36		MHz			
<sup>t</sup> PHL	Propagation Delay MR to Output Q		24	36	ns	$V_{CC} = 5 V$ $C_L = 15 pF$		
tPLH tPHL	Propagation Delay Clock to Output Q		17 21	27 32	ns			

#### AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	CP, MR Pulse Width	20			ns		
t <sub>S</sub>	Data Setup Time Data Hold Time				ns	V <sub>CC</sub> = 5 V	
th			5.0		ns		

#### AC WAVEFORMS


## CLOCK TO OUTPUT DELAYS AND CLOCK PULSE WIDTH



CONDITIONS: MR = H

Fig. 1

#### MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



# DATA SETUP AND HOLD TIMES




Fig. 3

## MOTOROLA SCHOTTKY TTL DEVICES

<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.



DESCRIPTION — The SN54LS/74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH; serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

# SN54LS165 SN74LS165

#### 8-BIT PARALLEL-TO-SERIAL CONVERTER

LOW POWER SCHOTTKY

## PIN NAMES

#### LOADING (Note a)

		HIGH	LOW
CP₁, CP₂	Clock (LOW-to-HIGH Going Edge) Inputs	0.5 U.L.	0.25 U.L.
DS	Serial Data Input	0.5 U.L.	0.25 U.L.
PL	Asynchronous Parallel Load (Active LOW)	1.5 U.L.	0.75 U.L.
P <sub>0</sub> -P <sub>7</sub>	Input Parallel Data Inputs Serial Output from Last State (Note b) Complementary Output (Note b)	0.5 U.L.	0.25 U.L.
Q <sub>7</sub>		10 U.L.	5 (2.5) U.L.
Q <sub>7</sub>		10 U.L.	5 (2.5) U.L.

# LOGIC SYMBOL 11121314 3 4 5 6 PLP0P1P2P3P4P5P6P7 CP Q- $V_{CC} = Pin 16$ GND = Pin 8

# **CONNECTION DIAGRAM**

#### DIP (TOP VIEW) 16 VCC 15 CP2 P4 ☐ 3 □P<sub>3</sub> 14 □ P2 P6 □ 5 12 ā7∐7 10 DS

J Suffix — Case 620-08 (Ceramic) N Suffix - Case 648-05 (Plastic)

GND T8

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)

#### TRUTH TABLE

PL	CP CONTENTS							RESPONSE			
PL	1	2	Q <sub>o</sub>	Q,	Q <sub>2</sub>	Q <sub>3</sub>	Q,	Q <sub>5</sub>	Q <sub>6</sub>	Q,	HESPUNSE
L	х	x	Po	Ρ,	P₂	P <sub>3</sub>	P <sub>4</sub>	P₅	P <sub>6</sub>	Ρ,	Parallel Entry
H	H	ا -ر ا	D <sub>s</sub>	Q <sub>o</sub> Q <sub>1</sub>	Q, Q <sub>2</sub>	Q₂ Q₃	Q₃ Q₄	Q₄ Q₅	Q <sub>5</sub> Q <sub>6</sub>	Q <sub>6</sub> Q <sub>7</sub>	Right Shift No Change
Н	~_	L H	D <sub>s</sub>	Q <sub>o</sub>	Q,	Q <sub>2</sub>	Q <sub>3</sub>	Q,	Q,	Q <sub>6</sub>	Right Shift No Change
m		"	Q <sub>o</sub>	Q,	Q <sub>2</sub>	Q <sub>3</sub>	Q,	Q,	Q,	Q,	No Change

- H = HIGH Voltage Level
- = LOW Voltage Level X = Immaterial



5

**FUNCTIONAL DESCRIPTION** — The SN54LS/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the  $\overline{\text{PL}}$  signal is LOW. The parallel data can change while  $\overline{\text{PL}}$  is LOW, provided that the recommended setup and hold times are observed.

For clock operation, PL must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			TEST CONDITIONS		
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST	ONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7		Guaranteed Input LOW Voltage		
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$	
₹ОН	Output mon voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	Table	
V <sub>OL</sub> Output LOW Voltage		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ M}$		
	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
lін	Input HIGH Current Other Inputs PL Input				20 60	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V		
	Other Inputs PL Input				0.1 0.3	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
ИL	Input LOW Current Other Inputs PL Input				-0.4 -1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
Icc	Power Supply Current				36	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: TA = 25°C

SYMBOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Input Clock Frequency	25	35		MHz		
tPLH tPHL	Propagation Delay PL to Output		22 22	35 35	ns		
tPLH tPHL	Propagation Delay Clock to Output		27 28	40 40	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$	
tPLH tPHL	Propagation Delay P7 to Q7		14 21	25 30	ns	ا الله الله الله الله الله الله الله ال	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay P7 to Q7		21 16	30 25	ns		

## AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$

CVMIDOL	DADAMETED		LIMITS		LINUTC	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS		
tw	CP Clock Pulse Width	25			ns		
tW	PL Pulse Width	15			ns		
t <sub>S</sub>	Parallel Data Setup Time	10			ns		
t <sub>S</sub>	Serial Data Setup Time	20			ns	$V_{CC} = 5.0 \text{ V}$	
t <sub>S</sub>	CP <sub>1</sub> to CP <sub>2</sub> Setup Time <sup>1</sup>	30			ns		
th	Hold Time	0			ns		
t <sub>rec</sub> Recovery Time, PL to CP		45			ns		

① The role of CP<sub>1</sub>, and CP<sub>2</sub> in an application may be interchanged


#### **DEFINITION OF TERMS:**

SETUP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ )—is defined as the minimum time required between the end of the  $\overline{PL}$  pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer loaded Data to the Q outputs.

#### **AC WAVEFORMS**



# MOTOROLA

**DESCRIPTION** — The SN54LS/74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 54LS/74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified.


The LS166 is a parallel-in or serial-in, serial-out shift register and has a complexity of 77 equivalent gates with gated clock inputs and an overriding clear input. The shift/load input establishes the parallel-in or serial-in mode. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. Serial data flow is inhibited during parallel loading. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function. Clocking is inhibited when either of the clock inputs are held high, holding either input low enables the other clock input. This will allow the system clock to be free running and the register stopped on command with the other clock input. A change from low-to-high on the clock inhibit input should only be done when the clock input is high. A buffered direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.


- SYNCHRONOUS LOAD
- DIRECT OVERRIDING CLEAR
- PARALLEL TO SERIAL CONVERSION

# SN54LS166 SN74LS166

#### **8-BIT SHIFT REGISTERS**


LOW POWER SCHOTTKY





4

## Typical Clear, Shift, Load, Inhibit, and Shift Sequences



#### **FUNCTION TABLE**

		IN	INTE	ОИТРИТ					
CLEAR	SHIFT/	CLOCK	CLOCK	CLOCK SERIAL P		OUT	PUTS	QH	
022/111	LOAD	INHIBIT	OLOGK	-	A H	QA	αв	ЧΗ	
L	Х	X	х	Х	Х	L	L	L	
н	Х	L	L	X	x	$Q_{AO}$	$Q_{BO}$	OH0	
н	L	L	1	X	ah	а	b	h	
Н	Н	L	1	Н	x	Н	$Q_{An}$	QGn	
Н	Н	L	1	L	X	L	$Q_{An}$	QGn	
Н	Х	Н	1	Х	X	$Q_{AO}$	$\alpha_{B0}$	QHO	

#### **GUARANTEED OPERATING RANGES**


SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DARAMETER	,		LIMITS		LIMITO	TECT	CONDITIONS
STIVIBUL	PARAMETER	<b>1</b>	MIN	TYP	MAX	UNITS	TEST	CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
	1	54			0.7			put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage	је		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, III	√ = −18 mA
VoH	он Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$
тон	Output Filder Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth Table	
		54,74		0.25	0.4	٧		$V_{CC} = V_{CC} MIN,$
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	$V_{IN} = V_{IL}$ or $V_{IH}$ per Truth Table
					20	μΑ	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 2.7 V
ΊΗ	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 7.0 V
I <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V	'IN = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				38	mA	V <sub>CC</sub> = MAX	

#### **AC WAVEFORMS**

# TEST TABLE FOR SYNCHRONOUS INPUTS DATA INPUT FOR TEST SHIFT/LOAD OUTPUT TESTED H 0 V QH at tn+1 Serial Input 4.5 V QH at tn+8



Note 1.  $t_n$  = bit time before clocking transition  $t_{n+1}$  = bit time after one clocking transition  $t_{n+8}$  = bit time after eight clocking transitions LS166  $V_{ref}$  = 1.3 V.

#### AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	25	35		MHz	
tPHL	Clear to Output		19	30	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$
tPLH tPHL	Clock to Output		23 24	35 35	ns	С[ — 13 рг

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL			LIMITS			TECT CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
:W	Clock Clear Pulse Width	30			ns	
ls	Mode Control Setup Time	30			ns	$V_{CC} = 5.0 \text{ V}$
ts	Data Setup Time	20			ns	1,00 0.0 1
th	Hold Time, Any Input	15			ns	

# MOTOROLA


**DESCRIPTION** — The SN54LS/74LS168 and SN54LS/74LS169 are fully synchronous 4-stage up/down counters featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. The SN54LS/74LS168 counts in a BCD decade (8, 4, 2, 1) sequence, while the SN54LS/74LS169 operates in a Modulo 16 binary sequence. All state changes, whether in counting or parallel loading, are initiated by the LOW-to HIGH transition of the clock.

- LOW POWER DISSIPATION 100 mW TYPICAL
- HIGH-SPEED COUNT FREQUENCY 30 MHz TYPICAL
- FULLY SYNCHRONOUS OPERATION
- FULL CARRY LOOKAHEAD FOR EASY CASCADING
- SINGLE UP/DOWN CONTROL INPUT
- POSITIVE EDGE-TRIGGER OPERATION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS


# SN54LS/74LS168 SN54LS/74LS169

## BCD DECADE/MODULO 16 BINARY SYNCHRONOUS BI-DIRECTIONAL COUNTERS

LOW POWER SCHOTTKY



#### CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **PIN NAMES**

		пісп	LOW
CEP	Count Enable Parallel (Active LOW) Input	0.5 U.L.	0.25 U.L.
CET	Count Enable Trickle (Active LOW) Input	1.0 U.L.	0.5 U.L.
CP PE	Clock Pulse (Active positive going edge) Input	0.5 U.L.	0.25 U.L.
PE	Parallel Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
U/D	Up-Down Count Control Input	0.5 U.L.	0.25 U.L.
$P_0-P_3$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
$\frac{Q_0}{TC}$	Flip-Flop Outputs	10 U.L.	5 (2.5) U.L
TC	Terminal Count (Active LOW) Output	10 U.L.	5 (2.5) U.L


LOADING (Note a)

#### NOTES


a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

#### STATE DIAGRAMS



#### LOGIC DIAGRAMS





## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55. O	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7	.,		ut LOW Voltage for
$V_{IL}$	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$
₹UH	Output mon voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth Table	
.,		54,74		0.25	0.4	٧	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table
IIH	Input HIGH Current Other Inputs CET Input				20 40	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	<sub>N</sub> = 2.7 V
	Other Input CET Input				0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V
liL	Input LOW Current Other Input CET Input				-0.4 -0.8	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				34	mA	V <sub>CC</sub> = MAX	

FUNCTIONAL DESCRIPTION — The SN54LS74LS168 and SN54LS74LS169 use edge-triggered D-type flip-flops and that have no constraints on changing the control or data input signals in either state of the Clock. The only requirement is that the various inputs attain the desired state at least a set-up time before the rising edge of the clock and remain valid for the recommended hold time thereafter.

The parallel load operation takes precedence over the other operations, as indicated in the Mode Select Table. When  $\overline{PE}$  is LOW, the data on the Po-P3 inputs enters the flip-flops on the next rising edge of the Clock. In order for counting to occur, both  $\overline{CEP}$  and  $\overline{CET}$  must be LOW and  $\overline{PE}$  must be HIGH. The U/ $\overline{D}$  input then determines the direction of counting.

The Terminal Count  $(\overline{TC})$  output is normally HIGH and goes LOW, provided that  $\overline{CET}$  is LOW, when a counter reaches zero in the COUNT DOWN mode or reaches 15 (9 for the SN54LS74LS168) in the COUNT UP mode. The  $\overline{TC}$  output state is not a function of the Count Enable Parallel ( $\overline{CEP}$ ) input level. The  $\overline{TC}$  output of the SN54LS74LS168 decade counter can also be LOW in the illegal states 11, 13 and 15, which can occur when power is turned on or via parallel loading. If illegal state occurs, the SN54LS74LS168 will return to the legitimate sequence within two counts. Since the  $\overline{TC}$  signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on  $\overline{TC}$ . For this reason the use of  $\overline{TC}$  as a clock signal is not recommended.

#### MODE SELECT TABLE

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	X	Х	X	Load (Pn-←Qn)
Н	L	L	н	Count Up (increment)
Н	L	L	L	Count Down (decrement)
Н	Н	Х	X	No Change (Hold)
Н	X	н	×	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = immaterial

#### AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V

CVMPOL	YMBOL PARAMETER LIMITS UNITS	LIMITS		LIMITO	TEST CONDITIONS	
STIVIBUL		UNITS	TEST CONDITIONS			
fMAX	Maximum Clock Frequency	25	32		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to TC		23 23	35 35	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to any Q		13 15	20 23	ns	$V_{CC} = 5.0 V$ $C_{L} = 15 pF$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CET to TC		15 15	20 20	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, U/D to TC		17 19	25 29	ns	

#### AC SETUP REQUIREMENTS: TA = 25°C,


SYMBOL	DADAMETER		LIMITS			TEST CONDITIONS
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t₩	Clock Pulse Width	25			ns	
ts	Setup Time, Data or Enable	20			ns	
t <sub>S</sub>	Setup Time PE	25			ns	V <sub>CC</sub> = 5.0 V
t <sub>S</sub>	Setup Time	30			ns	
th	Hold Time Any Input	0			ns	

١.

# 10

#### **AC WAVEFORMS**

# CLOCK TO OUTPUT DELAYS, COUNT FREQUENCY, AND CLOCK PULSE WIDTH.



## **CLOCK TO TERMINAL DELAYS**






Fig. 3


#### COUNT ENABLE TRICKLE INPUT TO TERMINAL COUNT OUTPUT DELAYS




SETUP TIME ( $t_s$ ) AND HOLD ( $t_h$ ) FOR PARALLEL DATA INPUTS.



SETUP TIME AND HOLD TIME FOR COUNT ENABLE AND PARALLEL ENABLE INPUTS, AND UP-DOWN CONTROL INPUTS





The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5

# UP-DOWN INPUT TO TERMINAL COUNT OUTPUT DELAYS




Fig. 6



**DESCRIPTION** — The TTL/MSI SN54LS/74LS170 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

Open-collector outputs make it possible to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54LS/74LS670 provides a similar function to this device but it features 3-state outputs.

- SIMULTANEOUS READ/WRITE OPERATION
- EXPANDABLE TO 512 WORDS OF n-BITS
- TYPICAL ACCESS TIME OF 20 ns

Data Inputs

Write Address Inputs

Read Address Inputs

Outputs (Note b)

- LOW LEAKAGE OPEN-COLLECTOR OUTPUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW

Write Enable (Active LOW) Input

Read Enable (Active LOW) Input

#### **PIN NAMES**

LOADING (Note a)					
HIGH	LOW				
0.5 U.L.	0.25 U.L.				
0.5 U.L.	0.25 U.L.				
1.0 U.L.	0.5 U.L.				
0.5 U.L.	0.25 U.L.				
1.0 U.L.	0.5 U.L.				
-Collector	5(2.5)U.L.				
	HIGH  0.5 U.L.  0.5 U.L.  1.0 U.L.  0.5 U.L.  1.0 U.L.				

#### NOTES:

D<sub>1</sub>-D<sub>4</sub>

RA, RB

01-04

 $\overline{\mathsf{E}}_{W}$ 

 $\overline{\mathsf{E}}_{\mathsf{R}}$ 

WA, WB


a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive must be supplied by an external resistor to V<sub>CC</sub>.


# SN54LS170 SN74LS170

# 4 x 4 REGISTER FILE OPEN-COLLECTOR

LOW POWER SCHOTTKY



#### CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### LOGIC DIAGRAM



V<sub>CC</sub> = Pin 16 GND = Pin 8 ○=Pin Numbers

#### WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

WR	ITE INP	JTS		WORD					
WB	WA	ĒW	0	1	2	3			
L	L	L	Q = D	α <sub>0</sub>	00	00			
L	н	L	₫0	Q = D	$Q_0$	$a_0$			
н	L	L	Ω0	$Q_0$	Q = D	$\alpha_0$			
н	н	L	0.0	$a_0$	$a_0$	Q = D			
Y	¥	н	00	00	00	00			

#### READ FUNCTION TABLE (SEE NOTES A AND D)

RE	AD INPU	ITS		OUTPUTS					
RB	RA	ĒR	Q1	Q2	Q3	Q4			
L	L	L	W0B1	W0B2	W0B3	W0B4			
L	н	L	W1B1	W1B2	W1B3	W1B4			
н	L	L	W2B1	W2B2	W2B3	W2B4			
н	н	L	W3B1	W3B2	W3B3	W3B4			
×	×	н	н	н	н	н			

- NOTES: A. H = high level. L = low level, X = irreleveant.

  B.  $(Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.

  C. <math>Q_0 = the level of Q before the indicated input conditions were established.

  D. WOB1 = The first bit of word <math>Q$ , etc.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	DADAMETED		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
V <sub>IL</sub>		54			0.7	V	Guaranteed Input LOW Voltage for	
	Input LOW Voltage	74			0.8		All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> =-18 mA	
ЮН	Output High Current	54,74			100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX	
V <sub>OL</sub> Output LOW Voltage	0	54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC}MIN$ ,	
	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table		
lu i	Input HIGH Current Any D, R, W ER, EW				20 40	μΑ	$V_{CC} = MAX, V_{IN} = 2.4 V$	
liΗ	Any D, R, W E <sub>R</sub> , E <sub>W</sub>				0.1 0.2	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$	
	Input LOW Current							
liL	Any D, R, W E <sub>R</sub> , E <sub>W</sub>			!	-0.4 -0.8	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
lcc	Power Supply Current				40	mA	V <sub>CC</sub> = MAX	

#### AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tPLH tPHL	Propagation Delay, Negative- Going ER to Q Outputs		20 20	30 30	ns	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, R <sub>A</sub> or R <sub>B</sub> to Q Outputs		25 24	40 40	ns	Fig. 2	$V_{CC} = 5 V$ $C_L = 15 pF$ $R_1 = 2 k\Omega$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Negative- Going Ew to Q Outputs		30 26	45 40	ns	Fig. 1	nL – 2 M2	
tPLH tPHL	Propagation Delay, Data Inputs to Q Outputs		30 22	45 35	ns	Fig. 1		

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Pulse Width, ER, EW	25			ns		
t <sub>S</sub>	Setup Time, Data to EW	10			ns		
t <sub>S</sub>	Setup Time, WA, WB to EW	15			ns	$V_{CC} = 5 V$ $R_L = 2 k\Omega                                 $	
th	Hold Time, Data to E <sub>W</sub>	15			ns		
th	Hold Time, W <sub>A</sub> , W <sub>B</sub> to Ē <sub>W</sub>	5.0			ns		
<sup>t</sup> LATCH	Latch Time	25			ns		

#### **VOLTAGE WAVEFORMS**




Fig. 1




Fig. 2



**DESCRIPTION** — The SN54LS/74LS173A is a high-speed 4-Bit Register featuring 3-state outputs for use in bus-organized systems. The clock is fully edge-triggered allowing either a load from the D inputs or a hold (retain register contents) depending on the state of the Input Enable Lines ( $\overline{\text{IE}}_1$ ,  $\overline{\text{IE}}_2$ ). A HIGH on either Output Enable line ( $\overline{\text{OE}}_1$ ,  $\overline{\text{OE}}_2$ ) brings the output to a high impedence state without affecting the actual register contents. A HIGH on the Master Reset (MR) input resets the Register regardless of the state of the Clock (CP), the Output Enable ( $\overline{\text{OE}}_1$ ,  $\overline{\text{OE}}_2$ ) or the Input Enable ( $\overline{\text{IE}}_1$ ,  $\overline{\text{IE}}_2$ ) lines.


- FULLY EDGE-TRIGGERED
- 3-STATE OUTPUTS
- GATED INPUT AND OUTPUT ENABLES
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION
   FEFFCTS

PIN NAM	ES	LOADII	LOADING (Note a)		
		HIGH	LOW		
D <sub>0</sub> -D <sub>3</sub>	Data Inputs	0.5 U.L.	0.25 U.L.		
Œ1-Œ2	Input Enable (Active LOW)	0.5 U.L.	0.25 U.L.		
$\overline{OE}_1 - \overline{OE}_2$	Output Enable (Active LOW) Inputs	0.5 U.L.	0.25 U.L.		
CP	Clock Pulse (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.		
MR	Master Reset input (Active HIGH)	0.5 U.L.	0.25 U.L.		
O0-O3	Outputs (Note b)	65(25)U.L.	15(7.5)U.L.		

#### NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2 5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




## SN54LS173A SN74LS173A

# 4-BIT D-TYPE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



## DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05

(Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### 5

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

#### TRUTH TABLE

MR	CP	ĪĒ1	ĪĒ2	Dn	Qn
Н	x	×	х	х	L
L	L	×	x	×	Qn
L		Н	×	×	Qn
L		×	н	×	Qn
L		L	L	L	L
L		L	L	Н	н

When either  $\overline{\text{OE}}_1$  or  $\overline{\text{OE}}_2$  are HIGH, the output is in the off state (High Impedence); however this does not affect the contents or sequential operation of the register.

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
3 TIVIBUL	FARAIVIETER		MIN	TYP	MAX	UNITS	1531 C	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voh	Output HIGH Voltage	54	2.4	3.4		٧		H = MAX, VIN = VIH
VОН		74	2.4	3.1		٧	or V <sub>IL</sub> per Truth Table	
		54,74		0.25	0.4	٧	I <sub>OL</sub> = 12 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$ \begin{array}{ll} I_{OL} = 12 \text{ mA} \\ I_{OL} = 24 \text{ mA} \end{array} \begin{array}{ll} V_{CC} = V_{CC} \text{ MIN,} \\ V_{IN} = V_{IL} \text{ or } V_{IH} \\ \text{per Truth Table} \end{array} $	VIN = VIL or VIH per Truth Table
lozh	Output Off Current HIG	Н			20	μΑ	$V_{CC} = MAX, V_0$	0 = 2.4 V
IOZL	Output Off Current LOV	V			-20	μΑ	V <sub>CC</sub> = MAX, V <sub>C</sub>	0 = 0.4 V
					20	μΑ	$V_{CC} = MAX, V_1$	N = 2.7 V
¹ін	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
IIL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current		-,30		-130	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				30	mA	V <sub>CC</sub> = MAX	


#### AC CHARACTERISTICS: T<sub>A</sub> = 25°C

CVAADOL	PARAMETER -	LIMITS			UNITS	TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Input Clock Frequency	30	50		MHz		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		17 22	25 30	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PHL	Propagation Delay, MR To Output		26	35	ns	$C_L = 45 \text{ pF},$ $R_1 = 667 \Omega$	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		15 18	23 27	ns	HL = 66/11	
<sup>t</sup> PLZ <sup>t</sup> PHZ	Output Disable Time		11 11	17 17	ns	$C_L = 5.0 \text{ pF}$ $R_L = 667 \Omega$	

## AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tw	Clock or MR Pulse Width	20			ns			
t <sub>S</sub>	Data Enable Setup Time,	35			ns			
t <sub>S</sub>	Data Setup Time	17			ns	V <sub>CC</sub> = 5.0 V		
th	Hold Time, Any Input	0			ns			
t <sub>rec</sub>	Recovery Time	10			ns			

#### **AC WAVEFORMS**








Fig. 2





\*Includes Jig and Probe Capacitance.

## AC LOAD CIRCUIT

SYMBOL	SW1	SW2
tpzH	Open	Closed
tpZL	Closed	Open
tpLZ	Closed	Closed
tpHZ	Closed	Closed

SWITCH POSITIONS

Fig. 5

**DESCRIPTION** — The LSTTL/MSI SN54LS/74LS174 is a high speed Hex D Flip-Flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW to HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

## SN54LS174 SN74LS174

#### **HEX D FLIP-FLOP**

LOW POWER SCHOTTKY


LOADING (Note a)



LOGIC SYMBOL

 $V_{CC} = Pin 16$ GND = Pin 8

#### CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### **PIN NAMES**

	HIGH	LOW
Data Inputs	0.5 U.L.	0.25 U.L.
Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
Outputs (Note b)	10 U.L.	5 (2.5) U.L.
	Clock (Active HIGH Going Edge) Input Master Reset (Active LOW) Input	Data Inputs 0.5 U.L. Clock (Active HIGH Going Edge) Input 0.5 U.L. Master Reset (Active LOW) Input 0.5 U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



**FUNCTIONAL DESCRIPTION** – The LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset  $(\overline{MR})$  are common to all flip-flops.

Each D input's state is transferred to the corresponding flip-flop's output following the LOW to HIGH Clock (CP) transition.

A LOW input to the Master Reset  $(\overline{\text{MR}})$  will force all outputs LOW independent of Clock or Data inputs. The LS174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

#### TRUTH TABLE

Inputs (t = n, MR = H)	Outputs (t = n+1) Note 1
D	Q
Н	н
L	L

Note 1: t = n + 1 indicates conditions after next clock.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
Тд	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		1	LIMITS		LINUTO	TEST CONDITIONS		
STIVIBUL			MIN	TYP	MAX	UNITS	TEST	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
		54			0.7	.,	1	ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VОН	Output That's voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth	ı Table	
		54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V		VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
ΊΗ	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
<sup>1</sup> cc	Power Supply Current				26	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: TA = 25°C

CVAADOL	DADAMETER	LIMITS			LINUTO	TEGT COMPLETIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Input Clock Frequency	30	40		MHz		
tPHL	Propagation Delay, MR to Output		23	35	ns	V <sub>CC</sub> = 5.0 V	
tPLH tPHL	Propagation Delay, Clock to Output		20 21	30 30	ns	C <sub>L</sub> = 15 pF	

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C


CVMPOL	DADAMETER		LIMITS			TEGT COMPITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Clock or MR Pulse Width	20			ns		
t <sub>S</sub>	Data Setup Time	20			ns	$V_{CC} = 5.0 \text{ V}$	
th	Data Hold Time	5.0			ns	1,00 5.5 1	
t <sub>rec</sub>	Recovery Time	25			ns		

#### **AC WAVEFORMS**

#### CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA TO CLOCK

# CP 1.3 V 1.3

#### MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME



<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

Fig. 2

#### **DEFINITIONS OF TERMS:**

SETUP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME  $(t_{rec})$  — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.



**DESCRIPTION** — The LSTTL/MSI SN54LS/74LS175 is a high speed Quad D Flip-Flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW to HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, when LOW.

The LS175 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED-POSITIVE EDGE-TRIGGERED CLOCK
- . CLOCK TO OUTPUT DELAYS OF 30 ns
- ASYNCHRONOUS COMMON RESET
- TRUE AND COMPLEMENT OUTPUT
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


#### PIN NAMES

		HIGH	LOW
$D_0 - D_3$	Data Inputs	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
$\sigma^0 - \sigma^3$	True Outputs (Note b)	10 U.L.	5(2.5) U.L.
$\overline{Q}_0 - \overline{Q}_3$	Complemented Outputs (Note b)	10 U.L.	5(2.5) U.L.

LOADING (Note a)

#### NOTES:


- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




## SN54LS175 SN74LS175

#### QUAD D FLIP-FLOP

LOW POWER SCHOTTKY



# CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

5

**FUNCTIONAL DESCRIPTION** — The LS175 consists of four edge-triggered D flip-flops with individual D inputs and Q and  $\overline{Q}$  outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW to HIGH Clock (CP) transition, causing individual Q and  $\overline{Q}$  outputs to follow. A LOW input on the Master Reset  $\overline{(MR)}$  will force all Q outputs LOW and  $\overline{Q}$  outputs HIGH independent of Clock or Data inputs.

The LS175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

#### TRUTH TABLE

Inputs (t = n, $\overline{MR}$ = H)	Outputs (t = n+1) Note	
D	Q	ā
L	L	н
н	н	L

Note 1: t = n + 1 indicates conditions after next clock.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	BARAMETER	DADAMETER		LIMITS			TECT	TEST COMPITIONS	
SYMBOL	PARAMETER	(	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	Guaranteed Input HIGH Voltage fo All Inputs	
		54			0.7			ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	٧	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> =-18 mA		
Voн	Output HIGH Voltage	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> or V <sub>IL</sub> per Truth Table		
VОН	Output Hight Voltage	74	2.7	3.5		٧		Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table	
		-			20	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V	
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
IL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
os	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				18	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: TA = 25°C


CVMPOL	DADAMETED	LIMITS			LINUTO	TEGT COMPLETIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Input Clock Frequency	30	40		MHz	
tPLH tPHL	Propagation Delay, MR to Output		20 20	30 30	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		13 16	25 25	ns	

#### AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	FARAIVIETER	MIN	TYP	MAX	UNITS		
t₩	Clock or MR Pulse Width	20	-		ns		
t <sub>S</sub>	Data Setup Time	20			ns	V <sub>CC</sub> = 5.0 V	
th	Data Hold Time	5.0			ns	100	
t <sub>rec</sub>	Recovery Time	25			ns		

#### **AC WAVEFORMS**

#### CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA TO CLOCK



<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1

#### MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME




Fig. 2

#### **DEFINITIONS OF TERMS:**

SETUP TIME  $(t_g)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME  $(t_{rec})$  — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

## **MOTOROLA**

DESCRIPTION — The SN54LS/74LS181 is a 4-bit Arithmetic Logic Unit (ALU) which can perform all the possible 16 logic, operations on two variables and a variety of arithmetic operations.

- PROVIDES 16 ARITHMETIC OPERATIONS ADD, SUBTRACT, COMPARE, DOUBLE, PLUS TWELVE OTHER ARITHMETIC OPERATIONS
- PROVIDES ALL 16 LOGIC OPERATIONS OF TWO VARIABLES EXCLUSIVE-OR, COMPARE, AND, NAND, OR, NOR, PLUS TEN OTHER LOGIC OPERATIONS
- FULL LOOKAHEAD FOR HIGH SPEED ARITHMETIC **OPERATION ON LONG WORDS**
- INPUT CLAMP DIODES

## SN54LS181 SN74LS181


#### 4-BIT ARITHMETIC **LOGIC UNIT**


LOW POWER SCHOTTKY

PIN NAMES		LOADING	G (Note a)
		HIGH	LOW
$\bar{A}_0 - \bar{A}_3$ , $\bar{B}_0 - \bar{B}_3$	Operand (Active LOW) Inputs	1.5 U.L	0.75 U.L.
s <sub>0</sub> -s <sub>3</sub>	Function — Select Inputs	2.0 U.L.	1.0 U.L.
M	Mode Control Input	0.5 U.L.	0.25 U.L.
C <sub>n</sub> F₀−F₃	Carry Input	2.5 U.L.	1.25 U.L.
	Function (Active LOW) Outputs	10 U.L.	5 (2.5) U.L.
A = B	Comparator Output	Open Collector	5 (2.5) U.L.
G	Carry Generator (Active LOW) Output	t 10 U.L.	10 U.L.
P	Carry Propagate (Active LOW) Outpu	t 10 U.L.	5 U.L.
C <sub>n+4</sub>	Carry Output	10 U.L.	5 (2.5) U.L.


#### NOTES:

a. 1 TTL Unit Load (U.L.) =  $40\,\mu$ A HIGH/1.6 mA LOW b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.





#### CONNECTION DIAGRAMS DIP (TOP VIEW)



J Suffix -- Case 623-05 (Ceramic) N Suffix — Case 649-03 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

**FUNCTIONAL DESCRIPTION** — The SN54LS/74LS181 is a 4-bit high speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select Inputs (S<sub>0</sub>...S<sub>3</sub>) and the Mode Control Input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active HIGH or active LOW operands. The Function Table lists these operations.

When the Mode Control Input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control Input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the  $C_{n+4}$  output, or for carry lookahead between packages using the signals  $\overline{P}$  (Carry Propagate) and  $\overline{G}$  (Carry Generate),  $\overline{P}$  and  $\overline{G}$  are not affected by carry in. When speed requirements are not stringent, the LS181 can be used in a simple ripple carry mode by connecting the Carry Output ( $C_{n+4}$ ) signal to the Carry Input ( $C_n$ ) of the next unit. For high speed operation the LS181 is used in conjunction with the 9342 or 93S42 carry lookahead circuit. One carry lookahead package is required for each group of the four LS181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A=B output from the LS181 goes HIGH when all four  $\overline{F}$  outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the subtract mode. The A=B output is open collector and can be wired-AND with other A=B outputs to give a comparison for more than four bits. The A=B signal can also be used with the  $C_{n+4}$  signal to indicate A>B and A<B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is underflow.

As indicated, the LS181 can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.


#### **FUNCTION TABLE**

MODE SELECT INPUTS	ACTIVE LOW INPUTS & OUTPUTS	ACTIVE HIGH INPUTS & OUTPUTS
s <sub>3</sub> s <sub>2</sub> s <sub>1</sub> s <sub>0</sub>	LOGIC ARITHMETIC** (M = H) (M = L) (C <sub>n</sub> = L)	LOGIC ARITHMETIC** (M = H) (M = L) (C <sub>n</sub> = H)
	A minus 1 AB AB minus 1 AB AB minus 1 A B AB minus 1 A B AB minus 1 A B AB MINUS (A + B) B AB MINUS (A + B) A + B A B AB MINUS (A + B) A B AB AB B AB B B AB B B B B B B B B B	A A A B A + B A B A + B B A B A + B B A B A
нннн	A A	A A minus 1


- L = LOW Voltage Level
- H = HIGH Voltage Level
- \*Each bit is shifted to the next more significant position
- \*\*Arithmetic operations expressed in 2s complement notation

#### LOGIC SYMBOLS

## ACTIVE LOW OPERANDS



#### **ACTIVE HIGH OPERANDS**



#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA
VOH	Output Voltage — High (A=B only)	54,74			5.5	V

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	CONDITIONS		
STIVIBUL	PANAIVIETEN		MIN	TYP	MAX	UNITS	IEST			
V <sub>IH</sub>	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for		
.,		54			0.7	.,		Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs			
VIK	Input Clamp Diode Volta	ige		-0.65	-1.5	V	$V_{CC} = MIN, I_{II}$	Ŋ =−18 mA		
Vон	Output HIGH Voltage	54	2.5	3.5		V		$_{OH} = MAX, V_{IN} = V_{IH}$		
	- Carparinon tonage	74	2.7	3.5		V	or V <sub>IL</sub> per Trut	h Table		
	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$			
	Except G and P	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	$V_{CC} = V_{CC} MIN, V_{IN} =$		
VOL	Output G	54,74			0.7	V	I <sub>OL</sub> = 16 mA	VIL or VIH per Truth Table		
	Output P	54 74			0.6 0.5	V	I <sub>OL</sub> = 8.0 mA			
ЮН	Output HIGH Current			100	μΑ	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table				
lιн	Input HIGH Current Mode Input Any A or B Input Any S Input C <sub>n</sub> Input				20 60 80 100	μΑ	V <sub>CC</sub> = MAX,	√ <sub>IN</sub> = 2.7 V		
	Mode Input Any A or B Input Any S Input C <sub>n</sub> Input				0.1 0.3 0.4 0.5	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 7.0 V		
liL.	Input Low Current Mode Input Any Ā or B Input Any S Input C <sub>n</sub> Input				-0.4 -1.2 -1.6 -2.0	mA	V <sub>CC</sub> = MAX, V	$V_{1N} = 0.4 \text{ V}$		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX			
	Power Supply Current	54			32					
<sup>I</sup> CC	See Note 1A	74			34	m 4	Vac - MAY			
·CC	Can Nev 18	54			35	mA	V <sub>CC</sub> = MAX			
	See Note 1B	74			37					

Note 1


With outputs open,  $\ensuremath{\text{I}_{CC}}$  is measured for the following conditions:

A. SO through S3, M, and A inputs are at 4.5 V, all other inputs are grounded.

B. S0 through S3 and M are at 4.5 V, all other inputs are grounded.

AC CHARACTERISTICS: TA	- 25°C Van - 5 0 V Pin	12 - CND C 15 pE
AU UNANAUTENISTIUS: 17	1 - 25°C, vcc - 5.0 v. Fin	12 = GND, C1 = 15 0F

		LIM	IITS			
SYMBOL	PARAMETER	TYP	MAX	UNITS	CONDITIONS	
tPLH tPHL	Propagation Delay, (C <sub>n</sub> to C <sub>n+4</sub> )	18 13	27 20	ns	M = 0 V, (Sum or Diff Mode) See Fig. 4 and Tables I and II	
tPLH tPHL	(C <sub>n</sub> to F Outputs)	17 13	26 20	ns	M = 0 V, (Sum Mode) See Fig. 4 and Table I	
tPLH tPHL	(Ā or B Inputs to G Output)	19 15	29 23	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I	
tPLH tPHL	(A or B Inputs to G Output)	21 21	32 32	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II	
<sup>t</sup> PLH <sup>t</sup> PHL	(Ā or B Inputs to P Output)	20 20	30 30	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I	
tPLH tPHL	(Ā or B Inputs to P Output)	20 22	30 33	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II	
<sup>t</sup> PLH <sup>t</sup> PHL	(Ā or B Inputs to any F Output)	21 13	32 20	ns	$M = S_1 = S_2 = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}$ (Sum Mode) See Fig. 4 and Table I	
tPLH tPHL	(Ā or B Inputs to any F Output)	21 21	32 32	ns	$M = S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode) See Fig. 5 and Table II	
<sup>t</sup> PLH <sup>t</sup> PHL	(Ā or B Inputs to F Outputs)	22 26	33 38	ns	M = 4.5 V (Logic Mode) See Fig. 4 and Table III	
<sup>t</sup> PLH <sup>t</sup> PHL	(A or B Inputs to C <sub>n+4</sub> Output)	25 25	38 38	ns	$M = 0 \text{ V}, S_0 = S_3 = 4.5 \text{ V}, S_1 = S_2 = 0 \text{ V}$ (Sum Mode) See Fig. 6 and Table I	
<sup>t</sup> PLH <sup>t</sup> PHL	(A or B Inputs to C <sub>n+4</sub> Output)	27 27	41 41	ns	$M = 0 \text{ V}, S_0 = S_3 = 0 \text{ V}, S_1 = S_2 = 4.5 \text{ V}$ (Diff Mode)	
<sup>t</sup> PLH <sup>t</sup> PHL	(Ā or B Inputs to A = B.Output)	33 41	50 62	ns	$\begin{aligned} &M=S_0=S_3=0\text{ V, }S_1=S_2=4.5\text{ V}\\ &R_L=2\text{ k}\Omega\\ &\text{(Diff Mode) See Fig. 5 and Table II} \end{aligned}$	



#### DIFF MODE TEST TABLE II

## **FUNCTION INPUTS:** $s_1 = s_2 = 4.5 \text{ V}, s_0 = s_3 = \text{M} = 0 \text{ V}$

PARAMETER	INPUT UNDER	OTHER SAME		OTHER DA	TA INPUTS	OUTPUT UNDER TEST	
PARAIVIETER	TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND		
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	None	B	Remaining A	Remaining B, C <sub>n</sub>	Fi	
tPLH tPHL	B	Ā	None	Rem <u>ai</u> ning A	Remaining B, C <sub>n</sub>	FI	
<sup>t</sup> PLH <sup>t</sup> PHL	ĀI	None	B <sub>l</sub>	Remaining B, C <sub>n</sub>	Rem <u>ai</u> ning A	Fi + 1	
tPLH tPHL	B <sub>l</sub>	ĀI	None	Remaining B, Cn	Rem <u>ai</u> ning A	F <sub>I</sub> + 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	None	B	None	Remaining A and B, Cn	P	
<sup>t</sup> PLH <sup>t</sup> PHL	, B	Ā	None	None	Rema <u>in</u> ing A and B, C <sub>n</sub>	P	
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	В	None	None	Remaining A and B <sub>I</sub> , C <sub>n</sub>	Ğ	
<sup>t</sup> PLH <sup>t</sup> PHL	В	None	Ā	None	Remaining A and B, C <sub>n</sub>	G	
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	None	B	Remaining A	Remaining B, C <sub>n</sub>	A = B	
<sup>t</sup> PLH <sup>t</sup> PHL	B	Ā	None	Rem <u>ai</u> ning A	Remaining B, C <sub>n</sub>	A = B	
<sup>t</sup> PLH <sup>t</sup> PHL	Ā	В	None	None	Remaining A and B, C <sub>n</sub>	C <sub>n + 4</sub>	
<sup>†</sup> PLH <sup>†</sup> PHL	В	None	Ā	None	Remaining A and B, C <sub>n</sub>	C <sub>n</sub> + 4	
<sup>†</sup> PLH <sup>†</sup> PHL	Cn	None	None	All : A and B	None	C <sub>n</sub> + 4	

#### LOGIC MODE TEST TABLE III

PARAMETER	INPUT	OTHER INPUT SAME BIT		OTHER D	ATA INPUTS	OUTPUT UNDER	FUNCTION INPUTS	
PARAMETER	UNDER TEST	APPLY 4.5 V			APPLY GND	TEST		
tPLH tPHL	Ā	None B		None	Remaining Ā and B, C <sub>n</sub>	Any F	$S_1 = S_2 = M = 4.5 \text{ V}$ $S_0 = S_3 = 0 \text{ V}$	
tPLH tPHL	B	None	Ā	None	Remaining Ā and B, C <sub>n</sub>	Any F	$S_1 = S_2 = M = 4.5 \text{ V}$ $S_0 = S_3 = 0 \text{ V}$	

SUM MODE TEST	TABLE I		FU	INCTION INPUTS:	$s_0 = s_3 = 4.5 \text{ V, S}$	$1 = S_2 = M = 0 V$	
PARAMETER	INPUT	OTHER SAM		OTHER DA	TA INPUTS	OUTPUT	
PARAMETER	UNDER TEST	APPLY 4.5 V	APPLY GND	APPLY 4.5 V	APPLY GND	TEST	
tPLH tPHL	ĀI	Βį	None	Remaining A and B	Cn	Fi	
<sup>t</sup> PLH <sup>t</sup> PHL	Β̄I	ĀI	None	Remaining A and B	Cn	Fi	
<sup>t</sup> PLH <sup>t</sup> PHL	ĀI	BI	None	Cn	Remaining A and B	Fi + 1	
tPLH tPHL	$\overline{B}_{I}$	ĀI	None	Cn	Remaining A and B	Fi + 1	
tPLH tPHL	Ā	B	None	None	Remaining A and B, C <sub>n</sub>	P	
<sup>t</sup> PLH <sup>t</sup> PHL	B	Ā	None	None	Remaining A and B, C <sub>n</sub>	Ē	
t <sub>PLH</sub> t <sub>PHL</sub>	Ā	None	B	Remaining B	Remaining A, C <sub>n</sub>	G	
<sup>t</sup> PLH tPHL	B	None	Ā	Rem <u>ai</u> ning B	Remaining A, C <sub>n</sub>	G	
tPLH tPHL	Ā	None	B	Remaining B	Remaining A, C <sub>n</sub>	C <sub>n+4</sub>	
<sup>t</sup> PLH <sup>t</sup> PHL	B	None	Ā	Remaining B	Remaining A, C <sub>n</sub>	C <sub>n+4</sub>	
<sup>t</sup> PLH tPHL	Cn	None	None	All Ā	All B	Any F or C <sub>n+4</sub>	

**DESCRIPTION** — The SN54LS/74LS182 is a high-speed Carry Lookahead Generator. It is generally used with the SN54LS/74LS181 4-Bit Arithmetic Logic Unit to provide high speed lookahead over word lengths of more than four bits. The carry lookahead generator is fully compatible with all members of the Motorola TTL Family.

- PROVIDES CARRY LOOKAHEAD ACROSS A **GROUP OF FOUR ALUS**
- MULTI-LEVEL LOOKAHEAD FOR HIGH-SPEED ARITHMETIC **OPERATION OVER LONG WORD LENGTHS**
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION **EFFECTS**


## SN54LS182 SN74LS182

#### **CARRY LOOKAHEAD GENERATOR**


LOW POWER SCHOTTKY

#### LOADING (Note a) HIGH | LOW

Cn	Carry Input	0.5 U.L.	0.25 U.L.
C, G₀, G₂	Carry Generate (Active LOW) Inputs	3.5 U.L.	1.75 U.L.
<u>G</u> ₁	Carry Generate (Active LOW) Input	4.0 U.L.	2.0 U.L.
G₃	Carry Generate (Active LOW) Input	2.0 U.L.	1.0 U.L.
$\overline{P}_0$ , $\overline{P}_1$	Carry Propagate (Active LOW) Inputs	2.0 U.L.	1.0 U.L.
P₂ P₃	Carry Propagate (Active LOW) Input	1.5 U.L.	0.75 U.L.
Ē₃	Carry Propagate (Active LOW) Input	1.0 U.L.	0.5 U.L.
$C_{n+x}$ , $C_{n+y}$ , $C_{n+z}$	Carry Outputs (Note b)	10 U.L.	5 (2.5) U.L.
Ğ	Carry Generate (Active LOW) Output	10 U.L.	5 (2.5) U.L.
	(Note b)		
P	Carry Propagate (Active LOW) Output	10 U.L.	5 (2.5) U.L.



#### **CONNECTION DIAGRAM** DIP (TOP VIEW)



J Suffix - Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

#### NOTES:

**PIN NAMES** 

(Note b)

a. 1 Unit Load (U.L.) =  $40\,\mu\text{A}$  HIGH/1.6 mA LOW b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



FUNCTIONAL DESCRIPTION — The SN54LS/74LS182, carry lookahead generator accepts up to four pairs of active LOW Carry Propagate (PO, P1, P2, P3) and Carry Generate (GO,  $\overline{G}_1$ ,  $\overline{G}_2$ ,  $\overline{G}_3$ ) signals and an active HIGH Carry Input (Cn) and provides anticipated active HIGH carries ( $C_{n+x}$ ,  $C_{n+y}$ ,  $C_{n+z}$ ) across four groups of binary adders. The SN54LS/74LS182 also has active LOW Carry Propagate (P) and Carry Generate (G) outputs which may be used for further levels of lookahead.

The logic equations provided at the outputs are:

$$\begin{array}{l} c_{n+x} = g_0 + p_0 c_n \\ c_{n+y} = g_1 + p_1 g_0 = p_1 p_0 c_n \\ \underline{c}_{n+z} = \underline{g_2 + p_2 g_1} = \underline{p_2 p_2 g_0} + \underline{p_2 p_1 p_0 c_n} \\ \underline{G} = \underline{g_3 + p_3 g_2} + \underline{p_3 p_2 g_1} + \underline{p_3 p_2 p_1 g_0} \\ \underline{P} = \underline{p_3 p_2 p_1 p_0} \end{array}$$

Also, the SN54LS/74LS182 can be used with binary ALUs in an active LOW or active HIGH input operand mode. The connections to and from the ALU to the carry lookahead generator are identical in both cases.

TRUTH TABLE

INPUTS								0	UTPUTS				
Cn	$\bar{G}_0$	P <sub>0</sub>	G <sub>1</sub>	P <sub>1</sub>	G <sub>2</sub>	$\overline{P}_2$	G <sub>3</sub>	P <sub>3</sub>	C <sub>n+x</sub>	C <sub>n+y</sub>	C <sub>n+z</sub>	G	P
х	Н	н							L				
L	н	×							L				
×	L	x							н				
Н	×	L							н				
×	×	X	Н	Н						L			
×	н	н	н	×					ļ	L			
L	н	×	н	×						L			
×	×	×	L	×						н			
×	L	×	×	L					1	Н			
Н	×	L_	X	L						Н			
×	×	X	×	×	Н	Н					L		
×	×	×	н	Н	н	×					L		
×	н	Н	н	×	н	×					L		
L	н	X	н	×	н	×					L		
×	×	X	X	×	L	×					Н		
×	×	X	L	×	×	L					Н		
×	L	×	×	L	×	L					Н		
н	×	L	X	L	×	L					Н		
	×		×	×	×	×	н	н	1			Н	
	×		×	×	Н	Н	Н	×				Н	
	×		Н	н	Н	×	Н	×				Н	
	н		н	×	н	×	н	×	1			Н	
	×		X	×	×	×	L	×				L	
	×		×	×	L	×	×	L	ļ			L	
	×		L	×	×	L	×	Ĺ	ŀ			L	
	L		×	L	×	L	×	L				L	
		Н		X		×		Х					Н
		×		Н		×		Х					Н
		X		Х		н		X					Н
		X		Х		×		Н					Н
		L		L		L		L					L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	CONDITIONS
	TAMARIETE	<u> </u>	MIN	TYP	MAX	0.4.10	1201	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for
V <sub>IL</sub>	Input LOW Voltage	54 74			0.7	V	Guaranteed In All Inputs	put LOW Voltage for
VIK	Input Clamp Diode Volta			-0.65	-1.5	V	V <sub>CC</sub> = MIN	I <sub>IN</sub> = -18 mA
VoH	Output HIGH Voltage	54	2.5			V	I <sub>OH</sub> = MAX	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>I</sub>
		74	2.7					or VIL per Truth Table
VOL	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = MIN, V_{IN} = V_{IH}$
		74		0.35	0.5		$I_{OL} = 8.0 \text{ mA}$	or V <sub>IL</sub> per Truth Table
hн	C <sub>n</sub> Go, G <sub>2</sub> G3, Po, P <sub>1</sub> P <sub>2</sub> F <sub>3</sub> G <sub>1</sub>				20 140 80 60 40 160	μΑ	.V <sub>II</sub>	N = 2.7 V CC = MAX
чн	Cn Go, G2 G3, Po, P1 P2 P3 G1				0.1 0.7 0.4 0.3 0.2 0.8	mA		N = 7.0 V CC = MAX
ИL	C <sub>n</sub> G <sub>O</sub> , G <sub>2</sub> G <sub>3</sub> , P <sub>O</sub> , P <sub>1</sub> P <sub>2</sub> P <sub>3</sub> G <sub>1</sub>				-0.4 -2.8 -1.6 -1.2 -0.8 -3.2	mA		N = 0.4 V CC = MAX
los	Output Short-Circuit Cu	irrent	-20		-100	mA		OUT = 0 V
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				12 16	mA	Vo	c <sub>C</sub> = MAX

AC CHARACTERISTICS	T = 25°C Va	- 50 V C	15 nE

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	$(C_n \text{ to } C_{n+x}, C_{n+y}, C_{n+z})$		12 17	25 30	ns	$\overline{P}_0 = \overline{P}_1 = \overline{P}_2 = \overline{G}$ nd, $\overline{G}_0 = \overline{G}_1 = \overline{G}_2$ = 4.5 V, Fig. 1	
tPLH tPHL	$(\vec{P}_0, \vec{P}_1, \text{ or } \vec{P}_2 \text{ to} $ $C_{n+x}, C_{n+y}, C_{n+z})$		9.0 10	21 22	ns	$\overline{P}_X = Gnd$ (if not under test), $C_n = \overline{G}_0 = \overline{G}_1 = \overline{G}_2 = 4.5 \text{ V, Fig. 2}$	
tPLH tPHL	$(\overline{G}_0, \overline{G}_1, \text{ or } \overline{G}_2 \text{ to} $ $C_{n+x}, C_{n+y}, C_{n+z})$		9.0 10	21 22	ns	$\overline{G}_X = 4.5 \text{ V (If not under test),}$ $C_n = \overline{P}_0 = \overline{P}_1 = \overline{P}_2 = \text{Gnd, Fig. 2}$	
tPLH tPHL	(P <sub>1</sub> , P <sub>2</sub> or P <sub>3</sub> to G)		12 8.0	24 20	ns	$ \overline{\overline{P}}_{x} = \text{Gnd (If not under test)}, \\ \overline{G}_{0} = \overline{G}_{1} = \overline{G}_{2} = \overline{G}_{3} = C_{n} = \text{0.0 V}, \\ \text{Fig. 1} $	
tPLH tPHL	(Ḡ <sub>0</sub> , Ḡ <sub>1</sub> , Ḡ <sub>2</sub> or Ḡ <sub>3</sub> to Ḡ)		13 8.0	25 20	ns	$\overline{G}_X = 4.5 \text{ V (If not under test),}$ $\overline{P}_1 = \overline{P}_2 = \overline{P}_3 = \text{Gnd, Fig. 1}$	
<sup>t</sup> PLH <sup>t</sup> PHL	(P  0, P  1, P  2 or P  3 to P		12 8.0	24 20	ns	$\vec{P}_{x}$ = Gnd (If not under test), Fig. 1	

#### AC WAVEFORMS




Fig.1




Fig. 2



**DESCRIPTION**—The SN54LS/74LS183 is a Dual Adder. This device features high-speed, high-fan-out Darlington outputs and all inputs are diode clamped for system design simplification. An individual carry output from each bit is featured for use in multiple-input, carry-save techniques to produce true sum and true carry outputs with no more than two gate delays.

#### FOR USE IN HIGH-SPEED WALLACE-TREE SUMMING NETWORKS

• HIGH-SPEED, HIGH-FAN-OUT DARLINGTON OUTPUTS

#### **FUNCTION TABLE**


	INPUTS	OUTI	PUTS	
Cn	В	Α	Σ	C <sub>n+1</sub>
L	L	L	L	L
L	L	Н	Н	L
L	Н	L	Н	L
L	Н	Н	L	Н
Н	L	L	Н	L
Н	L	Н	L	Н
Н	Н	L	L	Н
н	Н	Н	Н	Н


H = high level, L = low level

## SN54LS183 SN74LS183

#### **DUAL CARRY-SAVE FULL ADDER**

LOW POWER SCHOTTKY





#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAIVIETER	1	MIN	TYP	MAX	UNITS	TEST	ONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧		$H = MAX, V_{IN} = V_{IH}$
VOH	Output man voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					60	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V
ļІН	Input HIGH Current				0.3	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
l <sub>IL</sub>	Input LOW Current				-1.2	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				14 17	mA	V <sub>CC</sub> = MAX	

#### AC CHARACTERISTICS: TA = 25°C

CVMPOL	DARAMETER	LIMITS		LINUTO	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH	Propagation Delay Time, Low-to-High Level Output		9.0	15	ns	V <sub>CC</sub> = 5.0 V	
tPHL	Propagation Delay Time, High-to-Low Level Output		20	33	ns	$C_L = 15 pF$	



**DESCRIPTION** — The SN54LS/74LS190 is a synchronous UP/DOWN BCD Decade (8421) Counter and the SN54LS/74LS191 is a synchronous UP/DOWN Modulo-16 Binary Counter. State changes of the counters are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.

Anasynchronous Parallel Load ( $\overline{\text{PL}}$ ) input overrides counting and loads the data present on the  $P_n$  inputs into the flip-flops, which makes it possible to use the circuits as programmable counters. A Count Enable ( $\overline{\text{CE}}$ ) input serves as the carry/borrow input in multi-stage counters. An Up/Down Count Control ( $\overline{\text{U}}/\text{D}$ ) input determines whether a circuit counts up or down. A Terminal Count (TC) output and a Ripple Clock ( $\overline{\text{RC}}$ ) output provide overflow/underflow indication and make possible a variety of methods for generating carry/borrow signals in multi-stage counter applications.

- LOW POWER . . . 90 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 25 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- COUNT ENABLE AND UP/DOWN CONTROL INPUTS
- CASCADABLE
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NA	MES	LOADIN	IG (Note a)
		HIGH	LOW
ĈĒ	Count Enable (Active LOW) Input	1.5 U.L.	0.7 U.L.
CP	Clock Pulse (Active HIGH going edge) Input	0.5 U.L.	0.25 U.L.
Ũ/D	Up/Down Count Control Input	0.5 U.L.	0.25 U.L.
PL	Parallel Load Control (Active LOW) Input	0.5 U.L.	0.25 U.L.
Pn	Parallel Data Inputs	0.5 U.L.	0.25 U.L.
$Q_n$	Flip-Flop Outputs (Note b)	10 U.L.	5 (2.5) U.L.
RC	Ripple Clock Output (Note b)	10 U.L.	5 (2.5) U.L.
TC	Terminal Count Output (Note b)	10 U.L.	5 (2.5) U.L.


#### NOTES

- a. 1 TTL Unit Load (U.L.) = 40 μA HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


## SN54LS/74LS190 SN54LS/74LS191

PRESETTABLE BCD/DECADE
UP/DOWN COUNTERS
PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTERS

LOW POWER SCHOTTKY




#### CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic) NOTE:


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



#### LOGIC DIAGRAMS



DECADE COUNTER LS190



V<sub>CC</sub> = Pin 16 GND = Pin 8

= Pin Numbers

BINARY COUNTER LS191

**FUNCTIONAL DESCRIPTION** — The LS190 is a synchronous Up/Down BCD Decade Counter and the LS191 is a synchronous Up/Down 4-Bit Binary Counter. The operating modes of the LS190 decade counter and the LS191 binary counter are identical, with the only difference being the count sequences as noted in the state diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load ( $\overline{PL}$ ) input is LOW, information present on the Parallel Data inputs ( $P_0-P_3$ ) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the  $\overline{CE}$  input inhibits counting. When  $\overline{CE}$  is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the  $\overline{U}/D$  input signal, as indicated in the Mode Select Table. When counting is to be enabled, the  $\overline{CE}$  signal can be made LOW when the clock is in either state. However, when counting is to be inhibited, the LOW-to-HIGH  $\overline{CE}$  transition must occur only while the clock is HIGH. Similarly, the  $\overline{U}/D$  signal should only be changed when either  $\overline{CE}$  or the clock is HIGH.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches maximum (9 for the LS190, 15 for the LS191) in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until  $\overline{\rm U}/{\rm D}$  is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock  $(\overline{RC})$  output. The  $\overline{RC}$  output is normally HIGH. When  $\overline{CE}$  is LOW and TC is HIGH, the  $\overline{RC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multi-stage counters, as indicated in Figures a and b. In Figure a, each  $\overline{RC}$  output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on  $\overline{CE}$  inhibits the  $\overline{RC}$  output pulse, as indicated in the  $\overline{RC}$  Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in Figure b. All clock inputs are driven in parallel and the RC outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the RC output of any package goes HIGH shortly after its CP input goes HIGH.

The configuration shown in Figure c avoids ripple delays and their associated restrictions. The  $\overline{CE}$  input signal for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of Figures a and b doesn't apply, because the TC output of a given stage is not affected by its own  $\overline{CE}$ .

#### MODE SELECT TABLE

	INF	UTS	MODE				
PL	ĊĒ	Ū/D	CP	MODE			
Н	L	L	Ţ	Count Up			
Н	L	Н	1	Count Down			
L	Х	Х	Х	Preset (Asyn.)			
Н	Н	Х	Х	No Change (Hold)			

#### RC TRUTH TABLE

	NPUT	RC	
CE	TC*	СР	OUTPUT
L	Н	Г	7
Н	Х	Х	Н
X	L	X	Н

<sup>\*</sup>TC is generated internally

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

**∐**= LOW Pulse

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			LIMITO	TEST CONDITIONS	
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST COL	NDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
		54			0.7	.,		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
V <sub>IK</sub>	Input Clamp Diode Voltag	е		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>II</sub>	√= −18 mA
VoH	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> =	
VОН	Output more voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Truth Table	Table
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	
lін	Input HIGH Current Other Inputs CE				20 60	μΑ	V <sub>CC</sub> = MAX, V	′ <sub>IN</sub> = 2.7 V
	Other Inputs CE				0.1 0.3	mA	V <sub>CC</sub> = MAX, V	' <sub>IN</sub> = 7.0 V
lιL	Input LOW Current Other Inputs CE	_			-0.4 -1.2	mA	V <sub>CC</sub> = MAX, V	' <sub>IN</sub> = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				35	mA	$V_{CC} = \dot{M}AX$	

## 5

#### AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER	LIMITS			LIMITO	TEST COMPITIONS	
STIVIBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	20	25		MHz		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, PL to Output Q		22 33	33 50	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Data to Output Q		20 27	32 40	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Clock to RC		13 16	20 24	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Clock to Output Q		16 24	24 36	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Clock to TC		28 37	42 52	ns	CL = 15 pr	
tPLH tPHL	Ū∕D to RC		30 30	45 45	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Ū∕D to TC		21 22	33 33	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	CE to RC		21 22	33 33	ns		

#### AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t₩	CP Pulse Width	25			ns		
tw	PL Pulse Width	35			ns		
ts	Data Setup Time	20			ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> h	Data Hold Time	5.0			ns		
t <sub>rec</sub>	Recovery Time	40			ns		

#### **DEFINITIONS OF TERMS:**

SETUP TIME  $\{t_{s}\}$  is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME  $(t_{rec})$  is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.




Fig. a) n-stage counter using ripple clock.




Fig. b) Synchronous n-stage counter using ripple carry/borrow.




Fig. c) Synchronous n-stage counter with parallel gated carry/borrow.

#### **AC WAVEFORMS**





Fig. 1



NOTE: PL = LOW

Fig. 3




Fig. 5




Fig. 7




Fig. 2





Fig. 4



\*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6




Fig. 8



**DESCRIPTION** — The SN54LS/74LS192 is an UP/DOWN BCD Decade (8421) Counter and the SN54LS/74LS193 is an UP/DOWN MODULO-16 Binary Counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs.


Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.

- LOW POWER . . . 95 mW TYPICAL DISSIPATION
- HIGH SPEED . . . 40 MHz TYPICAL COUNT FREQUENCY
- SYNCHRONOUS COUNTING
- ASYNCHRONOUS MASTER RESET AND PARALLEL LOAD
- INDIVIDUAL PRESET INPUTS
- CASCADING CIRCUITRY INTERNALLY PROVIDED
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NA	AMES	LOADING (Note a)			
		HIGH	LOW		
CPU	Count Up Clock Pulse Input	0.5 U.L.	0.25 U.L.		
CPD	Count Down Clock Pulse Input	0.5 U.L.	0.25 U.L.		
MR	Asynchronous Master Reset (Clear) Input	0.5 U.L.	0.25 U.L.		
PL	Asynchronous Parallel Load (Active LOW) Input	0.5 U.L.	0.25 U.L.		
Pn	Parallel Data Inputs	0.5 U.L.	0.25 U.L.		
$Q_n$	Flip-Flop Outputs (Note b)	10 U.L.	5(2.5) U.L.		
ი TCD	Terminal Count Down (Borrow) Output (Note b)	10 U.L.	5(2.5) U.L.		
TCII	Terminal Count Up (Carry) Output (Note b)	10 U.L.	5(2.5) U.L.		


#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW
- The Output LOW drive factor is 2.5 U.L. for MILITARY (54) and 5 U.L. for COMMERCIAL (74) Temperature Ranges.




## SN54LS/74LS192 SN54LS/74LS193

PRESETTABLE BCD/DECADE
UP/DOWN COUNTER
PRESETTABLE 4-BIT BINARY
UP/DOWN COUNTER
LOW POWER SCHOTTKY




CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.



LS192



LS193

 FUNCTIONAL DESCRIPTION — The LS192 and LS193 are Asynchronously Presettable Decade and 4-Bit Binary Synchronous UP/DOWN (Reversable) Counters. The operating modes of the LS192 decade counter and the LS193 binary counter are identical, with the only difference being the count sequences as noted in the State Diagrams. Each circuit contains four master/slave flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

Each flip-flop contains JK feedback from slave to master such that a LOW-to-HIGH transition on its T input causes the slave, and thus the Q output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot toggle as long as either Clock input is LOW.

The Terminal Count Up  $(\overline{TC}_U)$  and Terminal Count Down  $(\overline{TC}_D)$  outputs are normally HIGH. When a circuit has reached the maximum count state (9 for the LS192, 15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause  $\overline{TC}_U$  to go LOW.  $\overline{TC}_U$  will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the  $\overline{TC}_D$  output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the TC outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load ( $\overline{PL}$ ) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data inputs ( $P_0$ ,  $P_3$ ) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state. If one of the Clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that Clock will be interpreted as a legitimate signal and will be counted.

#### MODE SELECT TABLE

MR	PL	CPU	CPD	MODE
Н	Х	Х	Х	Reset (Asyn.)
L	L	×	×	Preset (Asyn.)
L	н	н	н	No Change
L	Н	1	н	Count Up
L	Н	н	ı	Count Down

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

∫ = LOW-to-HIGH Clock Transition

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETER		LIMITS		LIMITO	TEST CONDITIONS		
SYMBOL	PARAIVIETER	PARAMETER MIN TYP		MAX	UNITS			
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
.,		54			0.7	.,	•	ut LOW Voltage for
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
Vон	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>II</sub> or V <sub>IL</sub> per Truth Table	
νон	Output might voltage	74	2.7	3.5		٧		
		54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 2.7 V
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
liL	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				34	mA	V <sub>CC</sub> = MAX	

#### AC CHARACTERISTICS: T<sub>A</sub> = 25°C

SYMBOL	PARAMETER		LIMITS			TEGT COMPUTIONS	
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>f</sup> MAX	Maximum Clock Frequency	25	32		MHz		
<sup>†</sup> PLH <sup>†</sup> PHL	CPU Input to TCU Output		17 18	26 24	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	CPD Input to TCD Output		16 15	24 24	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Clock to Q		27 30	38 47	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	PL to Q		24 25	40 40	ns		
<sup>t</sup> PHL	MR Input to Any Output		23	35	ns		

#### AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	DADAMETER		LIMITS			TEGT CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t₩	Any Pulse Width	20			ns		
t <sub>S</sub>	Data Setup Time	20			ns	V <sub>CC</sub> = 5.0 V	
th	Data Hold Time	5.0			ns	1,00 0.0 1	
trec	Recovery Time	40			ns		

#### **DEFINITIONS OF TERMS:**

SETUP TIME ( $t_s$ ) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the  $\overline{\text{PL}}$  transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME ( $t_h$ ) is defined as the minimum time following the  $\overline{PL}$  transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the  $\overline{PL}$  transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME  $(t_{rec})$  is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.



# CP<sub>U</sub> or CP<sub>D</sub> 1.3 V 1.3 V 1.3 V 1.3 V

Fig. 1




Fig. 2






Fig. 4



\*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 6



NOTE: PL = LOW

Fig. 3




Fig. 5




Fig. 7



DESCRIPTION — The SN54LS/74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The LS194A is similar in operation to the LS195A Universal Shift Register, with added features of shift left without external connections and hold (do nothing) modes of operation. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL families.

- TYPICAL SHIFT FREQUENCY OF 36 MHz
- ASYNCHRONOUS MASTER RESET
- HOLD (DO NOTHING) MODE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

<b>PIN NAM</b>	ES	LOADING (Note a)				
		HIGH	LOW			
S <sub>0</sub> , S <sub>1</sub>	Mode Control Inputs	0.5 U.L.	0.25 U.L.			
$P_0 - P_3$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.			
DSR	Serial (Shift Right) Data Input	0.5 U.L.	0.25 U.L.			
D <sub>SL</sub>	Serial (Shift Left) Data Input	0.5 U.L.	0.25 U.L.			
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.			
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.			
$\sigma^0-\sigma^3$	Parallel Outputs (Note b)	10 U.L.	5(2.5) U.L.			


#### NOTES:


- a. 1 TTL Unit Load (U.L.) =  $40 \,\mu\text{A}$  HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

## SN54LS194A SN74LS194A

## 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER

LOW POWER SCHOTTKY





FUNCTIONAL DESCRIPTION — The Logic Diagram and Truth Table indicate the functional characteristics of the LS194A 4-Bit Bidirectional Shift Register. The LS194A is similar in operation to the Motorola LS195A Universal Shift Register when used in serial or parallel data register transfers. Some of the common features of the two devices are described below:

- 1. All data and mode control inputs are edge-triggered, responding only to the LOW to HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control and selected data inputs must be stable one set-up time prior to the positive transition of the clock pulse.
- 2. The register is fully synchronous, with all operations taking place in less than 15 ns (typical) making the device especially useful for implementing very high speed CPUs, or the memory buffer registers.
- 3. The four parallel data inputs  $(P_0, P_1, P_2, P_3)$  are D-type inputs. When both  $S_0$  and  $S_1$  are HIGH, the data appearing on  $P_0, P_1, P_2$ , and  $P_3$  inputs is transferred to the  $Q_0, Q_1, Q_2$ , and  $Q_3$  outputs respectively following the next LOW to HIGH transition of the clock.
- 4. The asynchronous Master Reset (MR), when LOW, overrides all other input conditions and forces the Q outputs LOW.

Special logic features of the LS194A design which increase the range of application are described below:

- 1. Two mode control inputs  $(S_0, S_1)$  determine the synchronous operation of the device. As shown in the Mode Selection Table, data can be entered and shifted from left to right (shift right,  $Q_0 \rightarrow Q_1$ , etc.) or right to left (shift left,  $Q_3 \rightarrow Q_2$ , etc.), or parallel data can be entered loading all four bits of the register simultaneously. When both  $S_0$  and  $S_1$  are LOW, the existing data is retained in a "do nothing" mode without restricting the HIGH to LOW clock transition.
- 2. D-type serial data inputs (DSR, DSL) are provided on both the first and last stages to allow multistage shift right or shift left data transfers without interfering with parallel load operation.

#### MODE SELECT - TRUTH TABLE

			IN		OUTPUTS					
OPERATING MODE	MR	S <sub>1</sub>	s <sub>0</sub>	DSR	DSL	Pn	σ0	α <sub>1</sub>	02	α <sub>3</sub>
Reset	L	×	×	×	х	×	L	L	L	L
Hold	Н	1	ı	×	X	×	9 <sub>0</sub>	91	q <sub>2</sub>	93
Cl. (-)   -(-)	н	h	1	×	1	×	91	92	q <sub>3</sub>	L
Shift Left	н	h	1	×	h	×	91	92	q <sub>3</sub>	н
Chif. Dish.	н	1	h	1	×	×	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
Shift Right	н	- 1	h	h	×	×	н	q <sub>0</sub>	91	92
Parallel Load	н	h	h	х	х	Pη	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>

L = LOW Voltage Level

H= HIGH Voltage Level

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition

 $p_n(q_n)$  = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER	,		LIMITS		LINITO	TECT	ONDITIONS	
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,	Input I OW Voltage				0.7	.,		ut LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage		2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{I}$		
VOH	Output Hildri Voltage	74	2.7	3.5		٧	V or V <sub>IL</sub> per Truth Tab	Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>I</sub>	N = 7.0 V	
IJĹ	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$		
lcc	Power Supply Current				23	mA .	$V_{CC} = MAX$		

#### AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}} = 25^{\circ} \mbox{\scriptsize C}$

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS
31NBUL		MIN	TYP	MAX	UNITS	1EST CONDITIONS
fMAX	Maximum Clock Frequency	25	36		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		14 17	22 26	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
<sup>t</sup> PHL	Propagation Delay, MR to Output		19	30	ns	

#### AC SETUP REQUIREMENTS: TA = 25°C

SYMBOL	PARAMETER		LIMITS		UNITS	TEGT CONDITIONS		
		MIN	TYP	MAX		TEST CONDITIONS		
tW	Clock or MR Pulse Width	20			ns			
t <sub>S</sub>	Mode Control Setup Time	30			ns			
t <sub>S</sub>	Data Setup Time	20			ns	V <sub>CC</sub> = 5.0 V		
th	Hold Time, Any Input	0			ns			
t <sub>rec</sub>	Recovery Time	25			ns	•		

#### **DEFINITIONS OF TERMS:**

SETUPTIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.


HOLD TIME (t<sub>h</sub>) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t<sub>rec</sub>) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

#### AC WAVEVFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.


## CLOCK TO OUTPUT DELAYS CLOCK PULSE WIDTH AND fmax



OTHER CONDITIONS:  $S_1 = L, \overline{MR} = H, S_0 = H$ 

Fig. 1

#### MASTER RESET PULSE WIDTH, MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



OTHER CONDITIONS:  $S_0, S_1 = H$  $P_0 = P_1 = P_2 = P_3 = H$ 

Fig. 2




Fig. 4



**DESCRIPTION** — The SN54LS/74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

- TYPICAL SHIFT RIGHT FREQUENCY OF 39 MHz
- ASYNCHRONOUS MASTER RESET
- **■** J, K INPUTS TO FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

## SN54LS195A SN74LS195A


## UNIVERSAL 4-BIT SHIFT REGISTER


LOW POWER SCHOTTKY


PIN NAMES	s	LOADIN	LOADING (Note a)			
		HIGH	LOW			
PE	Parallel Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.			
$P_0 - P_3$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.			
J	First Stage J (Active HIGH) Input	0.5 U.L.	0.25 U.L.			
<u>K</u>	First Stage K (Active LOW) Input	0.5 U.L.	0.25 U.L.			
CP	Clock (Active HIGH Going Edge)					
	Input	0.5 U.L.	0.25 U.L.			
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.			
$\overline{\sigma}^0 - \sigma^3$	Parallel Outputs (Note b)	10 U.L.	5(2.5) U.L.			
Q3	Complementary Last Stage Output	10 U.L.	5(2.5) U.L.			
	(Note b)		1			

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.







**CONNECTION DIAGRAM** 

(Ceramic)
N Suffix — Case 648-05
(Plastic)

NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

FUNCTIONAL DESCRIPTION — The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has two primary modes of operation, shift right  $(Q_0 \rightarrow Q_1)$  and parallel load which are controlled by the state of the Parallel Enable  $(P\overline{E})$  input. When the PE input is HIGH, serial data enters the first flip-flop  $Q_0$  via the J and  $\overline{K}$  inputs and is shifted one bit in the direction  $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$  following each LOW to HIGH clock transition. The  $\overline{JK}$  inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two pins together. When the  $\overline{PE}$  input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs  $P_0$ ,  $P_1$ ,  $P_2$ ,  $P_3$  is transferred to the respective  $Q_0$ ,  $Q_1$ ,  $Q_2$ ,  $Q_3$  outputs following the LOW to HIGH clock transition. Shift left operations  $(Q_3 \rightarrow Q_2)$  can be achieved by tying the  $Q_0$  outputs to the  $P_0$ -1 inputs and holding the  $\overline{PE}$  input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J,  $\overline{K}$ ,  $P_n$  and  $\overline{PE}$  inputs for logic operation – except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.

MODE SELECT - TRUTH TABLE

OPERATING MODES		ı	NPUTS			OUTPUTS				
OFERATING MODES	MR	PE	J	ĸ	Pn	σ0	Ω <sub>1</sub>	02	$\sigma^3$	ā₃
Asynchronous Reset	L	х	×	×	×	L	L	L	L	Н
Shift, Set First Stage	Н	h	h	h	х	Н	q <sub>0</sub>	91	q <sub>2</sub>	q <sub>2</sub>
Shift, Reset First Stage	н	h	1	1	х	L	q <sub>0</sub>	91	9 <sub>2</sub>	$\overline{q}_2$
Shift, Toggle First Stage	н	h	h	1	x	¬q₀	q <sub>0</sub>	q <sub>1</sub>	$q_2$	$\overline{q}_2$
Shift, Retain First Stage	н	h	1	h	×	90	q <sub>0</sub>	q <sub>1</sub>	9 <sub>2</sub>	$\overline{q}_2$
Parallel Load	Н	ı	×	×	p <sub>n</sub>	P <sub>0</sub>	P <sub>1</sub>	p <sub>2</sub>	p <sub>3</sub>	p <sub>3</sub>

L = LOW voltage levels

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5 25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
lOH	Output Current — High	54,74			-0.4	mA
lOL .	Output Current — Low	54 74			4.0 8.0	mA

H = HIGH voltage levels

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.

 $p_n (q_n)$  = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the

<sup>&</sup>quot; LOW to HIGH clock transition.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

	T		T	LIMITS			TEST CONDITIONS		
SYMBOL	PARAMETER	₹	MIN	TYP	MAX	UNITS			
ViH	Input HIGH Voltage	Input HIGH Voltage				V	Guaranteed In All Inputs	out HIGH Voltage for	
,,	Innert LOW/ Voltage				0.7	,,		out LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	\ \	All Inputs		
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Voн	Output HIGH Voltage		2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VOH Output Tile	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table		
.,		54,74		0.25	0.4	V		$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	$V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	IN = 2.7 V	
<b>ч</b> н	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V	IN = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				21	mA	$V_{CC} = MAX$		

AC CHARACTERISTICS: TA = 25°C

SYMBOL	PARAMETER		LIMITS			TECT CONDITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX_	Maximum Clock Frequency	30	39		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Clock to Output		14 17	22 26	ns	$V_{CC} = 5.0 V$ $C_L = 15 pF$
<sup>t</sup> PHL	Propagation Delay MR to Output		19	30	ns	

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PANAMETER	MIN	TYP	MAX	UNITS		
t₩	CP Clock Pulse Width	16			ns		
tw	MR Pulse Width	12			ns		
t <sub>S</sub>	PE Setup Time	25			ns	V <sub>CC</sub> = 5.0 V	
t <sub>S</sub>	Data Setup Time	15			ns	VCC = 3.3 V	
t <sub>rec</sub>	Recovery Time	25			ns		
t <sub>rel</sub>	PE Release Time			10	ns		
th	Data Hold Time	0			ns		

SETUP TIME (ts) is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (tree) is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH data to the Q outputs.


#### **AC WAVEFORMS**

The shaded areas indicate when the input is permitted to change for predictable output performance.

### **CLOCK TO OUTPUT DELAYS**

AND CLOCK PULSE WIDTH

SETUP (ts) AND HOLD (th) TIME FOR SERIAL DATA (J & K) AND PARALLEL DATA (Po, P1, P2, P3)



OUTPUT\*


CONDITIONS: J = PE = MR = H K = L

CONDITIONS: MR = H \*J and  $\overline{\mathsf{K}}$  set-up time affects  $\mathbf{Q}_0$  only


Fig. 1

Fig. 2

#### MASTER RESET PULSE WIDTH. MASTER RESET TO OUTPUT DELAY AND MASTER RESET TO CLOCK RECOVERY TIME



SETUP (ts) AND HOLD (th) TIME FOR PE INPUT



CONDITIONS: PE = L  $P_0 = P_1 = P_2 = P_3 = H$ 

Fig. 3

CONDITIONS: MR = H  $^*Q_0$  state will be determined by J and  $\overline{K}$  inputs

Fig. 4



**DESCRIPTION** — The SN54LS/74LS196 decade counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8,4,2,1) sequence or in a bi-quinary mode producing a 50% duty cycle output. The SN54LS/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW.

Both circuit types have a Master Reset ( $\overline{MR}$ ) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input ( $\overline{PL}$ ) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs ( $P_n$ ) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when  $\overline{PL}$  is LOW and storing the data when  $\overline{PL}$  is HIGH.

- **© LOW POWER CONSUMPTION TYPICALLY 80 mW**
- HIGH COUNTING RATES TYPICALLY 70 MHz
- $\begin{tabular}{ll} \bullet & CHOICE OF COUNTING MODES -- BCD, BI-QUINARY, \\ BINARY \end{tabular}$
- ASYNCHRONOUS PRESETTABLE
- **9 ASYNCHRONOUS MASTER RESET**
- **9 EASY MULTISTAGE CASCADING**
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

#### PIN NAMES

	LUADING	(Note a)
	HIGH	LOW
Clock (Active LOW Going Edge)	1.0 U.L.	1.5 U.L.
Clock (Active LOW Going Edge)	2.0 U.L.	1.75 U.L.
Clock (Active LOW Going Edge) Input to Divide-by-Eight Section	1.0 U.L.	0.8 U.L.
Master Reset (Active LOW) Input	1.0 U.L.	0.5 U.L.
Parallel Load (Active LOW) Input	0.5 U.L.	0.25 U.L.
Data Inputs	0.5 U.L.	0.25 U.L.
Outputs (Notes b, c)	10 U.L.	5(2.5) U.L.
	Input to Divide-by-Two Section Clock (Active LOW Going Edge) Input to Divide-by-Five Section Clock (Active LOW Going Edge) Input to Divide-by-Eight Section Master Reset (Active LOW) Input Parallel Load (Active LOW) Input Data Inputs	Clock (Active LOW Going Edge) Input to Divide-by-Two Section Clock (Active LOW Going Edge) Input to Divide-by-Five Section Clock (Active LOW Going Edge) Input to Divide-by-Fight Section Master Reset (Active LOW) Input Parallel Load (Active LOW) Input Data Inputs  HIGH 1.0 U.L. 1.0 U.L. 0.5 U.L. 0.5 U.L.


#### NOTES

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c. In addition to loading shown, Q  $_0$  can also drive  $\overline{\text{CP}}_1$ .


## SN54LS/74LS196 SN54LS/74LS197

#### 4-STAGE PRESETTABLE RIPPLE COUNTERS

LOW POWER SCHOTTKY



#### CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

#### NOTE:


The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LOADING (Note a)

#### LOGIC DIAGRAM



LS196



LS197

V<sub>CC</sub> = Pin 14 GND = Pin 7 ○ = Pin Numbers FUNCTIONAL DESCRIPTION — The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two and divide-by-two divide-by-five divide-by-five divide-by-five divide-by-five or divide-by-eight section. The  $\overline{CP_0}$  and  $\overline{CP_1}$ , the LS197 forms a straightforward module-16 counter, with  $\overline{CQ}$  the least significant output and  $\overline{CQ}$  the most significant output.

The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to  $\overline{\text{CP}_0}$  and with Q<sub>0</sub> driving  $\overline{\text{CP}_1}$ , the circuit counts in the BCD (8, 4, 2, 1) sequence. With the input frequency connected to  $\overline{\text{CP}_1}$  and Q<sub>3</sub> driving  $\overline{\text{CP}_0}$ , Q<sub>0</sub> becomes the low frequency output and has a 50% duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data (P0—P3) inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the  $P_{\Pi}$  inputs will be reflected in the outputs.

DECADE (NOTE 1) BLOUINARY (NOTE 2) 02 COUNT Q<sub>1</sub> Q<sub>0</sub> COUNT Qn  $a_3$ 02 Q<sub>1</sub>  $Q_3$ 0 L L L L 0 L L L L L L L н 1 L L L н 2 н 2 L L н L L L L 3 L L н 3 L н 4 L Н L L н L 4 L L 5 н L н 5 н L L 6 L н н L 6 н L н 7 7 L н н н Н н L 8 н L L L 8 н L н Н 9 н q н н ı ١

Figure 2: LS196 COUNT SEQUENCES

#### NOTES:

- Signal applied to CP<sub>0</sub>, Q<sub>0</sub> connected to CP<sub>1</sub>.
- Signal applied to CP<sub>1</sub>, Q<sub>3</sub> connected to CP<sub>0</sub>.

#### MODE SELECT TABLE

	INPUTS		DECDONOR			
MR	PL	CP	RESPONSE			
L	×	Х	Reset (Clear)			
н	L	×	Parallel Load			
н	н	٦	Count			

H ≈ HIGH Voltage Level

L = LOW Voltage Level

X ≈ Don't Care

☐ ≈ HIGH to Low Clock Transition



#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1251 CO		
VIH	Input HIGH Voltage		2.0			v	Guaranteed In All Inputs	put HIGH Voltage for	
V	Innut I OW/Valence	54			0.7	V		put LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>II</sub>	<sub>N</sub> = −18 mA	
Vон	Output HIGH Voltage	54	2.5	3.5		V		H = MAX, VIN = VIH	
•Оп	Output man voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Trut	h Table	
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table	
lih	Input HIGH <u>Current</u> <u>Data</u> , <u>PL</u> <u>MR</u> , <u>CP<sub>0</sub> (LS196)</u> <u>MR</u> , <u>CP<sub>0</sub></u> , <u>CP<sub>1</sub> (LS197)</u> <u>CP<sub>1</sub> (LS196)</u>				20 40 40 80	μΑ	V <sub>CC</sub> = MAX, V	γ <sub>IN</sub> = 2.7 V	
1111	Data, PL MR, CP <sub>O</sub> (LS196) MR, CP <sub>O</sub> , CP <sub>1</sub> (LS197) CP <sub>1</sub> (LS196)				0.1 0.2 0.2 0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
lı∟	Input LOW Current Data, PL MR CP0 CP1 (LS196) CP1 (LS197)				-0.4 -0.8 -2.4 -2.8 -1.3	mA	$V_{CC} = MAX = V_{IN} = 0.4 V$		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				27	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER			LIN	1ITS			UNITS	TEST CONDITIONS
STIVIBUL	PARAIVIETER		LS196	.S196		LS197		UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
fMAX	Maximum Clock Frequency	30	40		30	40		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	CPO Input to QO Output		8.0 13	15 20		8.0 14	15 21	ns	
tPLH tPHL	CP <sub>1</sub> Input to Q <sub>1</sub> Output		16 22	24 33		12 23	19 35	ns	
tPLH tPHL	CP <sub>1</sub> Input to Q <sub>2</sub> Output		38 41	57 62		34 42	51 63	ns	V <sub>CC</sub> = 5.0 V
tPLH tPHL	CP <sub>1</sub> Input to Q <sub>3</sub> Output		12 30	18 45		55 63	78 95	ns	$V_{CC} = 5.0 V$ $C_L = 15 pF$
tPLH tPHL	Data to Output		20 29	30 44		18 29	27 44	ns	
tPLH tPHL	PL Input to Any Output		27 30	41 45		26 30	39 45	ns	
tPHL_	MR Input to Any Output		34	51		34	51	ns	

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER			LIN		UNITS	TEST CONDITIONS			
SYMBOL	PARAMETER	LS196			LS197			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
tw	CPO Pulse Width	20			20			ns		
tW	CP <sub>1</sub> Pulse Width	30			30			ns		
tW	PL Pulse Width	20			20			ns		
tW	MR Pulse Width	15			15			ns		
t <sub>S</sub>	Data Input Setup Time — HIGH	10			10			ns	V <sub>CC</sub> = 5.0 V	
t <sub>S</sub>	Data Input Setup Time — LOW	15			15			ns		
th	Data Hold Time — HIGH	10			10			ns		
th	Data Hold Time — LOW	10			10			ns		
t <sub>rec</sub>	Recovery Time	30			30			ns	1	

#### **DEFINITIONS OF TERMS:**

SETUP TIME ( $t_s$ ) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

 $HOLD\ TIME\ (t_h)$  — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD\ TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

RECOVERY TIME (t<sub>rec</sub>) — is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.

#### AC WAVEFORMS





Fig. 1



NOTE: PL = LOW

Fig. 2




Fig. 4





Fig. 3



\*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 5



**DESCRIPTION** — Each multivibrator of the LS221 features a negative-transition-triggered input and a positive-transition-triggered input either of which can be used as an inhibit input.


Pulse triggering occurs at a voltage level and is not related to the transition time of the input pulse. Schmitt-trigger input circuitry for B input allows jitter-free triggering for inputs as slow as 1 volt/second, providing the circuit with excellent noise immunity. A high immunity to VCC noise is also provided by internal latching circuitry.

Once triggered, the outputs are independent of further transitions of the inputs and are a function of the timing components. The output pulses can be terminated by the overriding clear. Input pulse width may be of any duration relative to the output pulse width. Output pulse width may be varied from 35 nanoseconds to a maximum of 70 s by choosing appropriate timing components. With  $R_{\text{ext}}=2~\text{k}\Omega$  and  $C_{\text{ext}}=0$ , a typical output pulse of 30 nanoseconds is achieved. Output rise and fall times are independent of pulse length.

Pulse width stability is achieved through internal compensation and is virtually independent of V<sub>CC</sub> and temperature. In most applications, pulse stability will only be limited by the accuracy of external timing components.

Jitter-free operation is maintained over the full temperature and  $V_{CC}$  ranges for greater than six decades of timing capacitance (10pF to 10  $\mu F$ ), and greater than one decade of timing resistance (2 to 70 k $\Omega$  for the SN54LS221, and 2 to 100 k $\Omega$  for the SN74LS221). Pulse width is defined by the relationship:  $t_W(\text{out}) = C_{\text{ext}} R_{\text{ext}} ||\bar{h}||_{\Omega} 2| \approx 0.7 \ C_{\text{ext}} R_{\text{ext}}$ . If pulse cutoff is not critical, capacitance up to 1000  $\mu F$  and resistance as low as 1.4 k $\Omega$  may be used. The range of jitter-free pulse widths is extended if  $V_{CC}$  is 5 V and 25°C temperature.


- SN54LS221 and SN74LS221 IS A DUAL HIGHLY STABLE ONE-SHOT
- OVERRIDING CLEAR TERMINATES OUTPUT PULSE
- PIN OUT IS IDENTICAL TO SN54LS/74LS123



### SN54LS221 SN74LS221

## DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

LOW POWER SCHOTTKY



#### **FUNCTION TABLE**

#### (EACH MONOSTABLE)

IN	PUTS		OUTPUTS		
CLEAR	Α	В	a	ã	
L	Х	×	L	Н	
×	н	×	L	н	
×	Х	Ļ.	L	н	
н	L	1	л	U	
н	<b>↓</b>	н	л	T	
1	L	н	л	ъ	

TYPE	TYPICAL POWER DISSIPATION	MAXIMUM OUTPUT PULSE LENGTH
SN54LS221	23 mW	49 s
SN74LS221	23 mW	70 s

Once in the pulse trigger mode, the output pulse width is determined by  $t_W = R_{ext} C_{ext} \ln 2$ , as long as  $R_{ext}$  and  $C_{ext}$  are within their minimum and maximum valves and the duty cycle is less than 50%. This pulse width is essentially independent of  $V_{CC}$  and temperature variations. Output pulse widths varies typically no more than  $\pm 0.5\%$  from device to device.

If the duty cycle, defined as being  $100^{\bullet} \frac{t_W}{T}$  where T is the period of the input pulse, rises above 50%, the output pulse width will

become shorter. If the duty cycle varies between low and high valves, this causes the output pulse width to vary in length, or jitter. To reduce jitter to a minimum,  $R_{ext}$  should be as large as possible. (Jitter is independent of  $C_{ext}$ ). With  $R_{ext} = 100$ K, jitter is not appreciable until the duty cycle approaches 90%.

Although the LS221 is pin-for-pin compatible with the LS123, it should be remembered that they are not functionally identical. The LS123 is retriggerable so that the output is dependent upon the input transitions once it is high. This is not the case for the LS221. Also note that it is recommended to externally ground the LS123  $C_{\text{ext}}$  pin. However, this cannot be done on the LS221.

The SN54LS/74LS221 is a dual, monolithic, non-retriggerable, high-stability one shot. The output pulse width,  $t_W$  can be varied over 9 decades of timing by proper selection of the external timing components,  $R_{\text{ext}}$  and  $C_{\text{ext}}$ .

Pulse triggering occurs at a voltage level and is, therefore, independent of the input slew rate. Although all three inputs have this Schmitt-trigger effect, only the B input should be used for very long transition triggers ( $\geqslant 1.0 \,\mu\text{V/s}$ ). High immunity to V<sub>CC</sub> noise (typically 1.5 V) is achieved by internal latching circuitry. However, standard V<sub>CC</sub> bypassing is strongly recommended.

The LS221 has four basic modes of operation.

Clear Mode: If the clear input is held low, irregardless of the previous output state and other input states, the Q output is low.

Inhibit Mode: If either the A input is high or the B input is low, once the Q output goes low, it cannot be retriggered by other

inputs

Pulse Trigger

Mode:

This occurs when none of the other modes are in effect and the Q output is low. A proper transition by either the CLR, A or B input, as shown in the truth table, will cause the Q output to go high and remain high for the pulse than A = A.

Once triggered, as long as the output remains high, all input transitions (except for Clear, see Note 4) are ignored.

Overriding

Clear Mode: If the Q output is high, it may be forced low by bringing the clear input low.

7

#### **GUARANTEED OPERATING RANGES**

SYMBOL PARAMETER			MIN	TYP	MAX	UNIT	
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V	
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C	
ЮН	Output Current — High	54,74			-0.4	mA	
lOL	Output Current — Low	54 74			4.0 8.0	mA	

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	1551	CONDITIONS
V <sub>T</sub> +	Positive-Going Threshold Voltage at A Input			1.0	2.0	v	V <sub>CC</sub> = MIN	
V <sub>T</sub> —	Negative-Going Threshold	54	0.7	1.0		V		
• 1-	Voltage at A Input	74	0.8	1.0		V	V <sub>CC</sub> = MIN	
V <sub>T</sub> +	Positive-Going Threshold Voltage at B Input			1.0	2.0	٧	V <sub>CC</sub> = MIN	
V <sub>T</sub> _	Negative-Going Threshold	54	0.7	0.9		V		
· i –	Voltage at B Input	74	0.8	0.9		V	V <sub>CC</sub> = MIN	
V <sub>IK</sub>	Input Clamp Voltage				-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$	
Vон	Output HIGH Voltage	54	2.5	3.4		V	V <sub>CC</sub> = MIN, I <sub>C</sub>	ou = MAX
VOH		74	2.7	3.4		V	1	
VoL	Output LOW Voltage	54		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	Vcc = MIN
- 01	- Far - Grand	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	100
lін	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V$	V <sub>IN</sub> = 2.7 V
1111	mpat mont outlone				0.1	mA	$V_{CC} = MAX, V$	$V_{IN} = 7.0 \text{ V}$
lıL	Input LOW Current Input A Input B Clear				-0.4 -0.8 -0.8	mA	V <sub>CC</sub> = MAX, \	V <sub>IN</sub> = 0.4 V
los	Short Circuit Current		-20		-100	mA	$V_{CC} = MAX$	
lcc	Power Supply Current Quiescent			4.7	11	mA	V <sub>CC</sub> = MAX	
	Triggered		19	27		-00		

#### AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

SYMBOL	FROM	TO		LIMITS		UNIT	TEST CONDITIONS			
STIMBUL	(INPUT)	(OUTPUT)	MIN	TYP	MAX	UNIT	l Ex	51 CONDITIONS		
tPLH	Α	Q		45	70	ns				
'FLM	В	Q		35	55	""				
tPHL	Α	ā		50	80	ns		$C_{\text{ext}} = 80 \text{ pF}, R_{\text{ext}} = 2 \text{ k}\Omega$		
'FRL	В	ā		40	65	"		Sext SS Pr, Hext 2 Kiz		
<sup>t</sup> PHL	Clear	Q		35	55	ns	C <sub>L</sub> =15 pF,			
tPLH	Clear	ā		44	65	ns				
			70	120	150		See Figure 1	$C_{ext} = 80 pF, R_{ext} = 2 \Omega$		
tW(out)	A or B	Q or $\overline{\Omega}$	20	47	70	ns		$C_{ext} = 0$ , $R_{ext} = 2 k\Omega$		
·vv(out)	7.015	4 61 4	600	670	750			$C_{ext} = 100 \text{ pF,R}_{ext} = 10 \text{ k}\Omega$		
			6	6.9	7.5	ms		$C_{\text{ext}} = 1  \mu \text{F},  R_{\text{ext}} = 10  \text{k}\Omega$		

#### AC SETUP REQUIREMENTS $V_{CC} = 5.0 \text{ V}, T_A = 25 ^{\circ}\text{C}$

CVAADOL	DARAMETER		!	LIMITS		UNITS
SYMBOL	PARAMETER		MIN	TYP	MAX	
dv/dt	Rate of Rise or Fall of Input Pulse	nmitt, B	1.0			V/s
		nput, A	1.0			V/μs
tW	Input Pulse Width  A or B  Clear, t <sub>M</sub>	, tW(in)	40 40			ns
t <sub>S</sub>	Clear-Inactive-State Setup Time	, , ,	15			ns
R <sub>ext</sub>	External Timing Resistance	54	1.4		70	kΩ
rext	External filling flesistance	74	1.4		100	""
C <sub>ext</sub>	External Timing Capacitance		0		1000	μF
	Output Duty Cycle RT =	2.0 kΩ			50	%
	$R_T = MA$	XX R <sub>ext</sub>			90	] ~

#### AC WAVEFORMS




Fig. 1


**DESCRIPTION** — The SN54LS/74LS240, 241 and 244 are Octal Buffers and Line Drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density.

- HYSTERESIS AT INPUTS TO IMPROVE NOISE MARGINS
- 3-STATE OUTPUTS DRIVE BUS LINES OR BUFFER MEMORY ADDRESS REGISTERS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

## SN54LS/74LS240 SN54LS/74LS241 SN54LS/74LS244

## OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



#### **TRUTH TABLES**

#### SN54LS/74LS240

IN	PUTS				
1Ğ,2	Ğ D	OUTPUT			
L	L	Н			
L	Н	L			
Н	×	(Z)			

#### SN54LS/74LS244

INPL	JTS	OUTDUT		
1G,2G	D	ОИТРИТ		
L	L	L		
L	Н	н		
Н	Х	(Z)		

#### SN54LS/74LS241

INP	UTS	OUTPUT		UTS	OUTPUT
1G	D	OUTPUT	2G	D	OUTPUT
L L	LH	L H	Н	L H	LH
н	Х	(Z)	L	Х	(Z)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = HIGH Impedance

J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

5

## **5** \*

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
lOL	Output Current — Low	54 74			12 24	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER Input HIGH Voltage		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH			2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7	.,	Guaranteed Input LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs	
$V_{T+} - V_{T-}$	Hysteresis		0.2	0.4		٧	V <sub>CC</sub> = MIN	
VIK	Input Clamp Diode Vo	ltage		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
Voн	Output HIGH Voltage	54,74	2.4	3.4		V	$V_{CC} = MIN$ , $I_{OH} = -3.0 \text{ mA}$	
•он	Output Their Voltage	54,74	2.0			V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	
.,		54,74		0.25	0.4	٧	I <sub>OL</sub> = 12 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 24 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$	
IOZL	Output Off Current LO	)W			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$	
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$	
ll L	Input LOW Current				-0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Output Short Circuit (	Current	-40		-225	mA	V <sub>CC</sub> = MAX	
	Power Supply Curre Total, Output HIGH	nt			27			
lcc	Total, Output LOW	LS240			44		Voc = MAY	
		LS241/244			46	mA	V <sub>CC</sub> = MAX	
	Total at HIGH Z	LS240			50			
		LS241/244			54	1		

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAROU	DADAMETED	LIMITS			UNITS	TECT COMPITIONS	
SYMBOL	PARAMETER	MIN ·	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	Propagation Delay, Data to Output LS240		9.0 12	14 18	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output LS241/244		12 12	18 18	ns	$C_L = 45 pF$ , $R_L = 667 \Omega$	
<sup>t</sup> PZH	Output Enable Time to HIGH Level		15	23	ns		
tPZ L	Output Enable Time to LOW Level		20	30	ns		
tpL/Z	Output Disable Time from LOW Level		15	25	ns	$C_L = 5.0  pF$	
<sup>t</sup> PHZ	Output Disable Time from HIGH Level		10	18	ns	$R_L = 667 \Omega$	

#### AC WAVEFORMS






#### SWITCH POSITIONS

SYMBOL	SW1	SW2
tPZH	Open	Closed
<sup>t</sup> PZL	Closed	Open
tPLZ	Closed	Closed
<sup>t</sup> PHZ	Closed	Closed


Fig. 5

SN54LS/74LS242 SN54LS/74LS243

#### SN54LS/74LS242



#### SN54LS/74LS243



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

## MOTOROLA

DESCRIPTION — The SN54LS/74LS242 and SN54LS/74LS243 are Quad Bus Transmitters/Receivers designed for 4-line asynchronous 2-way data communications between data buses.

- HYSTERISIS AT INPUTS TO IMPROVE NOISE IMMUNITY
- 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION **EFFECTS**

#### TRUTH TABLES

#### SN54LS/74LS242

INP	UTS	OUTPUT	INP	UTS	QUEDUE
ĞАВ	D	OUIPUI	GAB	D	OUTPUT
L L H	L H X	H L (Z)	L H	Х Н	(Z) H L

#### SN54LS/74LS243

INP	UTS	OUTDUT	INP	UTS	CUITOUT	
GAB	D	OUTPUT	GAB	D	OUTPUT	
L L H	L H X	L H (Z)	L H H	X L H	(Z) L H	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Z = HIGH Impedence

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
lOL	Output Current — Low	54 74			12 24	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVAADOL	PARAMETER		LIMITS		LINUTO	TECT COMPLETIONS		
SYMBOL			MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs	
.,	1	54			0.7	V	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	<b>V</b>	All Inputs	
$V_{T+} - V_{T-}$	Hysteresis		0.2	0.4		٧	V <sub>CC</sub> = MIN	
VIK	Input Clamp Diode Volt	age		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
Voн	Output HIGH Voltage	54,74	2.4	3.4		V	$V_{CC} = MIN I_{OH} = -3.0 mA$	
•оп	Catput File T Voltage	54,74	2.0			٧	$V_{CC} = MIN, I_{OH} = MAX$	
V	0	54,74		0.25	0.4	٧	$I_{OL} = 12 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$	
VOL	Output LOW Voltage	74		0.35	0.5	٧	$ \begin{array}{c c} I_{OL} = 12 \text{ mA} \\ \hline I_{OL} = 24 \text{ mA} \\ \end{array} \begin{array}{c} V_{CC} = V_{CC} \text{ MIN,} \\ V_{IN} = V_{IL} \text{ or } V_{IH} \\ \text{per Truth Table} \\ \end{array} $	
lozh	Output Off Current HIGH				40	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$	
lozL	Output Off Current LO\	N			-200	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$	
		D, $\bar{E}_1$ , $E_2$			20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
lн	Input HIGH Current	Ē <sub>1</sub> , E <sub>2</sub>			0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$	
		D Input			0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 5.5 V$	
l <sub>IL</sub>	Input LOW Current				-0.2	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Output Short Circuit Cu	ırrent	-40		-225	mA	V <sub>CC</sub> = MAX	
	Power Supply Current Total, Output HIGH	ľ			38			
lcc	Total, Output LOW				50	mA	V <sub>CC</sub> = MAX	
	Total at HIGH Z	LS242			50			
	, Total at HIGH E	LS243			54			

ΔC	CHARA	CTERISTICS: TA	= 25°C	Vcc = 5.0  V

SYMBOL	PARAMETER			LIN	IITS	UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		LS242	S242		LS243			I LEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		9.0 12	14 18		12 12	18 18	ns	C <sub>L</sub> = 45 pF
tPZH	Output Enable Time to HIGH Level		15	23		15	23	ns	$R_L = 667 \Omega$
tPZL	Output Enable Time to LOW Level		20	30		20	30	ns	
<sup>t</sup> PLZ	Output Disable Time from LOW Level		15	25		15	25	ns	$C_{L} = 5.0  pF$
<sup>t</sup> PHZ	Output Disable Time from HIGH Level		10	18		10	18	ns	$R_L = 667 \Omega$

#### **AC WAVEFORMS**





#### SWITCH POSITIONS

SYMBOL	SW1	SW2		
tPZH	Open	Closed		
tPZL	Closed	Open		
tPLZ	Closed	Closed		
tPHZ	Closed	Closed		

Fig. 5

**DESCRIPTION** — The SN54LS/74LS245 is an Octal Bus Transmitter/Receiver designed for 8-line asynchronous 2-way data communication between data buses. Direction Input (DR) controls transmission of Data from bus A to bus B or bus B to bus A depending upon its logic level. The Enable input  $(\overline{\bf E})$  can be used to isolate the buses.

- HYSTERESIS INPUTS TO IMPROVE NOISE IMMUNITY
- 2-WAY ASYNCHRONOUS DATA BUS COMMUNICATION
- INPUT DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

#### **TRUTH TABLE**

INP	UTS	OUTDUT
Ē	DIR	OUTPUT
L	L	Bus B Data to Bus A
L	Н	Bus A Data to Bus B
н	X	Isolation

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

## **SN54LS245 SN74LS245**

#### **OCTAL BUS TRANSCEIVER**

LOW POWER SCHOTTKY



T-

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	55 O	25 25	125 70	°C
loн	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
lOL	Output Current — Low	54 74			12 24	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAME	:TED		LIMITS		UNITS	TEST	ONDITIONS	
STIVIBUL	ranaivie	IIEN .	MIN	TYP	MAX	UNITS	1EST C	ONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Inp All Inputs	ut HIGH Voltage for	
.,		54			0.7			ut LOW Voltage for	
$V_{IL}$	Input LOW Voltage	74			0.8	V	All Inputs		
V <sub>T</sub> +- <sub>V</sub> V <sub>T</sub> -	Hysteresis		0.2	0.4		٧	V <sub>CC</sub> = MIN		
VIK	Input Clamp Diode Vo	Itage		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub>	= -18 mA	
Voн	Output HIGH Voltage	54,74	2.4	3.4		٧	V <sub>CC</sub> = MIN, I <sub>O</sub>	<sub>4</sub> = −3.0 mA	
•ОП	Catput man voltage	54,74	2.0			٧	V <sub>CC</sub> = MIN, I <sub>O</sub>	H = MAX	
		54,74		0.25	0.4	٧	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	VIN = VIL or VIH per Truth Table	
lozh	Output Off Current HI	GH			20	μΑ	$V_{CC} = MAX, V_{CC}$	OUT = 2.4 V	
lozL	Output Off Current LC	DW			-200	μΑ	$V_{CC} = MAX, V_{C}$	OUT = 0.4 V	
		A or B, DR or Ē			20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V	
lн	Input HIGH Current	DR or Ē			0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V	
		A or B			0.1	mA	$V_{CC} = MAX, V_I$	N = 5.5 V	
ΊL	Input LOW Current				-0.2	mA	$V_{CC} = MAX, V_I$	N = 0.4 V	
los	Output Short Circuit C	-40		-225	mA	V <sub>CC</sub> = MAX			
	Power Supply Currer Total, Output HIGH	nt			70				
lcc	Total, Output LOW				90	mA	$V_{CC} = MAX$		
	Total at HIGH Z				95				

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	1EST CONDITIONS
tPLH tPHL	Propagation Delay, Data to Output		8.0 8.0	12 12	ns	C <sub>L</sub> = 45 pF
<sup>t</sup> PZH	Output Enable Time to HIGH Level		25	40	ns	$R_L = 667 \Omega$
tPZL	Output Enable Time to LOW Level		27	40	ns	
tPLZ	Output Disable Time from LOW Level		15	25	ns	C <sub>L</sub> = 5.0 pF
<sup>t</sup> PHZ	Output Disable Time from HIGH Level		15	25	ns	$R_L = 667 \Omega$



**DESCRIPTION** — The SN54LS/74LS247 thru SN54LS/74LS249 are BCD-to-Seven-Segment Decoder/Drivers.

The LS247 and LS248 are functionally and electrically identical to the LS47 and LS48 with the same pinout configuration. The LS249 is a 16-pin version of the 14-pin LS49 and includes full functional capability for lamp test and ripple blanking which was not available in the LS49.

The composition of all characters, except the 6 and 9 are identical between the LS247, 248, 249 and the LS47, 48 and 49. The LS47 thru 49 compose the  $\Xi$  and  $\Xi$  without tails, the LS247 thru 249 compose the  $\Xi$  and  $\Xi$  with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS248 and 249 have active-high outputs for driving lamp buffers.

All types feature a lamp test input and have full ripple-blanking input/output controls. On all types an automatic leading and/or trailing-edge zero-blanking control (RBI and RBO) is incorporated and an overriding blanking input (BI) is contained which may be used to control the lamp intensity by pulsing or to inhibit the output's lamp test may be performed at any time when the BI/RBO node is at high level. Segment identification and resultant displays are shown below. Display pattern for BCD input counts above 9 are unique symbols to authenticate input conditions.

#### LS247


- OPEN-COLLECTOR OUTPUTS DRIVE INDICATORS DIRECTLY
- LAMP-TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION

#### LS248

- INTERNAL PULL-UPS ELIMINATE NEED FOR EXTERNAL RESISTORS
- LAMP-TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION

#### LS249

- OPEN-COLLECTOR OUTPUTS
- LAMP-TEST PROVISION
- LEADING/TRAILING ZERO SUPPRESSION




NUMERICAL DESIGNATIONS AND RESULTANT DISPLAYS



## SN54LS/74LS247 SN54LS/74LS248 SN54LS/74LS249

## BCD-TO-SEVEN-SEGMENT DECODERS/DRIVERS


LOW POWER SCHOTTKY




#### ALL CIRCUIT TYPES FEATURE LAMP INTENSITY MODULATION CAPABILITY

		TYPICAL			
TYPE	ACTIVE LEVEL	OUTPUT CONFIGURATION	SINK CURRENT	MAX VOLTAGE	POWER DISSIPATION
SN54LS247	low	open-collector	12 mA	15 V	35 mW
SN54LS248	high	2-kΩ pull-up	2.0 mA	5.5 V	125 mW
SN54LS249	high	open-collector	4.0 mA	5.5 V	40 mW
SN74LS247	low	open-collector	24 mA	15 V	35 mW
SN74LS248	high	2-kΩ pull-up	6.0 mA	5.5 V	125 mW
SN74LS249	high	open-collector	8.0 mA	5.5 V	40 mW

#### LOGIC DIAGRAM





LS247 FUNCTION TABLE

DECIMAL			INP	UTS			n. (nnat			c	UTPUT	s				
OR FUNCTION	LT	RBI	D	С	В	Α	BI∕RBO <sup>†</sup>	а	b	c	d	е	f	g	NOTE	
0	Н	Н	L	L	L	L	н	ON	ON	ON	ON	ON	ON	OFF		
1	н	X	L	L	L	Н	н	OFF	ON	ON	OFF	OFF	OFF	OFF		
2	н	X	L	L	Н	L	н	ON	ON	OFF	ON	ON	OFF	ON		
3	Н	X	L	L	Н	Н	н	ON	ON	ON	ON	OFF	OFF	ON		
4	Н	Х	L	Н	L	L	н	OFF	ON	ON	OFF	OFF	ON	ON		
5	н	X	L	н	L	Н	н	ON	OFF	ON	ON	OFF	ON	ON		
6	Н	X	L	Н	Н	L	н	ON	OFF	ON	ON	ON	ON	ON		
7	Н	Х	L	Н	Н	н	Н	ON	ON	ON	OFF	OFF	OFF	OFF	1	
8	н	Х	Н	L	L	L	н	ON	ON	ON	ON	ON	ON	ON	•	
9	н	X	н	L	L	Н	Н	ON	ON	ON	ON	OFF	ON	ON		
10	н	X	Н	L	Н	L	Н	OFF	OFF	OFF	ON	ON	OFF	ON		
11	Н	Х	Н	L	Н	Н	н	OFF	OFF	ON	ON	OFF	OFF	ON		
12	Н	Х	Н	Н	L	L	н	OFF	ON	OFF	OFF	OFF	ON	ON		
13	Н	X	Н	Н	L	н	н	ON	OFF	OFF	ON	OFF	ON	ON		
14	н	X	н	Н	·H	L	Н	OFF	OFF	OFF	ON	ON	ON	ON		
15	н	X	н	Н	Н	Н	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF		
ВІ	х	х	х	X	Х	Х	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2	
RBI	н	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3	
LT	L	x	X	X	Χ	Х	н	ON	ON	ON	ON	ON	ON	ON	4	

#### LS248, LS249 FUNCTION TABLE

DECIMAL			INP	UTS						c	UTPUT	s			
OR FUNCTION	LT	RBI	D	С	В	Α	BI∕RBO <sup>†</sup>	а	b	С	d	e	f	g	NOTE
0	н	Н	L	L	L	L	н	Н	Н	Н	Н	Н	Н	L	1
1	н	X	L	L	L	Н	н	L	Н	Н	L	L	L	L	1
2	Н	X	L	L	Н	L	H	н	н	L	Н	Н	L	Н	
3	Н	X	L	L	Н	Н	н	Н	Н	Н	Н	L	L	н	
4	Н	Х	L	Н	L	L	н	L	Н	Н	L	L	Н	Н	
5	Н	X	L	Н	L	Н	н	н	L	Н	Н	L	Н	н	
6	Н	X	L	Н	Н	L	Н	Н	L	Н	Н	Н	н	н	
7	Н	X	L	Н	Н	Н	н	Н	Н	Н	L	L	L	L	1
8	Н	X	Н	L	L	L	н	Н	Н	Н	Н	Н	н	Н	,
9	Н	X	Н	L	L	Н	н	Н	н	Н	Н	L	Н	Н	
10	н	X	Н	L	Н	L	H	L	L	L	Н	Н	L	Н	
11	Н	×	Н	L	Н	Н	н	L	L	н	Н	L	L	Н	
12	Н	X	Н	Н	L	L	н	L	Н	L	L	L	Н	Н	
13	н	х	Н	Н	L	Н	Н	Н	L	L	Н	L	Н	Н	
14	H	X	Н	Н	Н	L	н	L	L	L	Н	Н	Н	Н	
15	H	X	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	ľ
ВІ	х	X	Х	Х	Х	Х	L	L	L	L	L	L	L	L	2
RBI	н	L	L	L	L	L	L	L	L	L	L	L	L	L	3
LT	L	X	Х	X	X	X	Н	Н	Н	н	н	н	н	н	4

H = high level, L = low level, X = irrelevant

NOTES: 1. The blanking input (B1) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.

- 2. When a low logic level is applied directly to the blanking input (B1), all segment outputs are off regardless of the level of any other input.
- 3. When ripple-blanking input (RBI) and inputs A, B, C, and D are at a low level with the lamp test input high, all segment outputs go off and the ripple-blanking output (RBO) goes to a low level (response condition).
- 4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segment outputs are on. †BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO).

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER	1	MIN	´ TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High BI/RBO	54,74			-50	μA
loL	Output Current — Low BI/RBO	54 74			1.6 3.2	mA
V <sub>O(off)</sub>	Off-State Output Voltage a—g	54,74			15	V
I <sub>O(on)</sub>	On-State Output Current a—g a—g	54 74			12 24	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETER			LIMITS		UNITS	TECT COMPLETIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
		54			0.7	.,	Guaranteed Input LOW Voltage for
VIL	Input LOW Voltage	74			0.8	1 V	All Inputs
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$
VOH	Output HIGH Voltage	54	2.4	4.2		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$
٠Оп	BI/RBO	74	2.4	4.2		V	or V <sub>IL</sub> per Truth Table
	Output LOW Voltage	54,74		0.25	0.4	V	I <sub>OL</sub> = 1.6 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,
VOL	BI/RBO	74		0.35	0.5	٧	$I_{OL} = 3.2 \text{ mA}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table
I <sub>O(off)</sub>	Off-State Output Current a—g	54,74			250	μΑ	$V_{CC} = MAX$ , $V_{IH} = 2.0 V$ , $V_{O(off)} = 15 V$ , $V_{IL} = MAX$
.,	On-State Output Voltage	54,74		0.25	0.4	V	$I_{O(on)} = 12 \text{ mA}  V_{CC} = MIN,$
VO(on)	a—g	74		0.35	0.5	V	$ \begin{array}{c c} I_{O(on)} = 12 \text{ mA} \\ \hline I_{O(on)} = 24 \text{ mA} \\ \hline V_{CC} = \text{MIN}, \\ V_{IH} = 2.0 \text{ V}, \\ V_{IL} \text{ per Truth Table} \\ \end{array} $
					20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
ΉΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$
IIL	Input LOW Current Any Input, except BI/RB0	)			-0.4	mA.	V MAY V: - 0 4 V
	BI/RBO				-1.2	AIIIA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Short Circuit Current BI/RBO		-0.3		-2.0	mA	V <sub>CC</sub> = MAX
lcc	Power Supply Current			7.0	13	mA	V <sub>CC</sub> = MAX

#### AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER		LIMITS		UNITS	TECT CONDITIONS
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Turn-Off Time from A Input Turn-On Time from A Input			100 100	ns	C <sub>L</sub> = 15 pF,
<sup>t</sup> PHL <sup>t</sup> PLH	Turn-Off Time from RBI Input Turn-On Time from RBI Input			100 100	ns	$R_L = 665 \Omega$

#### 5

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH Out	Output Current — High BI/RBO	54,74			-50	μА
	a—g	54,74			-100	7 //
I <sub>OL</sub> Output Current —	Output Current — Low BI/RBO BI/RBO	54 74			1.6 3.2	mA
	a-g a-g	54 74			2.0 6.0	

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETED	LIMITS			LINITO	TEST CONDITIONS			
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
14.		54			0.7		1	put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
VOH	Output HIGH Voltage	54	2.4	4.2		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V		
• ОП	a—g and BI/RBO	74	2.4	4.2		V	or V <sub>IL</sub> per Trut	h Table	
10	Output Current a—g	54,74	-1.3	-2.0		mA	$V_{CC} = MIN, V_O = 0.85 V,$ Input Conditions as for $V_{OH}$		
	Output LOW Voltage								
	a—g	54,74		0.25	0.4	V	$I_{OL} = 2.0 \text{ mA}$	$V_{CC} = MIN,$	
$v_{OL}$	-	74		0.35	0.5		$I_{OL} = 6.0 \text{ mA}$	VIH = 2.0 V.	
	BI/RBO	54,74		0.25	0.4	v	$I_{OL} = 1.6 \text{ mA}$	V <sub>IL</sub> = per Truth Table	
		74		0.35	0.5		$I_{OL} = 3.2 \text{ mA}$		
	Input HIGH Current				20	μΑ	$V_{CC} = MAX, V$	$I_{1N} = 2.7 \text{ V}$	
¹IH	Any Input, except BI/RBO				0.1	mA	$V_{CC} = MAX, V$	<sub>IN</sub> = 7.0 V	
lIL.	Input LOW Current Any Input, except BI/RBO				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
	· BI/RBO				-1.2		VCC = 101201, VIII = 0.4 V		
los	Short Circuit Current BI/RBO		-0.3		-2.0	mA	V <sub>CC</sub> = MAX		
Icc	Power Supply Current			25	38	mA	$V_{CC} = MAX$		

#### AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
31WBUL	PANAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
	Propagation Delay Time, High-to-Low-Level Output from A Input Propagation Delay Time, Low-to-High-Level Output from A Input			100 100	ns	$C_L = 15 \text{ pF, R}_L = 4.0 \text{ k}\Omega$	
	Propagation Delay Time, High-to-Low-Level Output from RBI Input Propagation Delay Time, Low-to-High-Level Output from RBI Input			100 100	ns	$C_L = 15 \text{ pF, } R_L = 6.0 \text{ k}\Omega$	

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High BI/RBO	54,74			-50	μΑ
loL	Output Current — Low BI/RBO BI/RBO	54 74			1.6 3.2	mA
VOH	Output Voltage — High a—g	54,74			5.5	V
lOL	Output Current — Low a—g a—g	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS			
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage fo All Inputs		
		54			0.7			put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
Voн	Output HIGH Voltage	54	2.4	4.2		V		$_{OH} = MAX, V_{IN} = V_{IH}$	
VOH	BI/RBO	74	2.4	4.2		٧	or V <sub>IL</sub> per Trut	h Table	
ЮН	Output HIGH Current a—g	54,74			250	μΑ	$V_{CC} = MIN, V_{OH} = 5.5 V$		
	Output LOW Voltage								
	BI/RBO	54,74		0.25	0.4	v	I <sub>OL</sub> = 1.6 mA	$V_{CC} = MIN,$	
VOL		74		0.35	0.5		$I_{OL} = 3.2 \text{ mA}$	V <sub>IH</sub> = 2.0 V,	
-	a—g	54,74		0.25	0.4	v	$I_{OL} = 4.0 \text{ mA}$	V <sub>IL</sub> = per Truth Table	
		74		0.35	0.5	·	$I_{OL} = 8.0 \text{ mA}$		
	Input HIGH Current				20	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7 V	
ľН	Any Input, except BI/RBO				0.1	mA	$V_{CC} = MAX, V$	/ <sub>IN</sub> = 7.0 V	
կլ	Input LOW Current Any Input, except BI/RBO				-0.4	mA	Vcc = MAX \	/IN = 0.4 V	
	BI/RBO	BI/RBO			-1.2	1112	$V_{CC} = MAX, V_{IN} = 0.4 V$		
los	Short Circuit Current BI/RBO		-0.3		-2.0	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current			8.0	15	mA	V <sub>CC</sub> = MAX		

#### AC CHARACTERISTICS: $V_{CC} = 5.0 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
	Propagation Delay Time, High-to-Low-Level Output from A Input Propagation Delay Time, Low-to-High-Level Output from A Input			100 100	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$	
	Propagation Delay Time, High-to-Low-Level Output from RBI Input Propagation Delay Time, Low-to-High-Level Output from RBI Input			100 100	ns	$C_L = 15 \text{ pF, } R_L = 6.0 \text{ k}\Omega$	

**DESCRIPTION** — The TTL/MSI SN74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS

Complementary Multiplexer Output

 INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

#### SN74LS251

## 8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY

#### 

1	13	_	vcc	16
2	12		14	15
3 🗀	11		15	14
4	10		16	13
5	z		17	12
6	Z		s <sub>o</sub>	11
7	ĒO		s <sub>1</sub>	10
8	GND		s <sub>2</sub>	<b>]</b> 9

CONNECTION DIAGRAM

J Suffix — Case 620-08(Ceramic) N Suffix — Case 648-05 (Plastic)

#### **PIN NAMES**


#### 

#### NOTES:

Z Z

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

LOGIC DIAGRA



65 U.L.

15 U.L.

5

FUNCTIONAL DESCRIPTION — The LS251 is a logical implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs,  $S_0$ ,  $S_1$ ,  $S_2$ . Both assertion and negation outputs are provided. The Output Enable input ( $\overline{E}_0$ ) is active LOW. When it is activated, the logic function provided at the output is:

$$\begin{split} Z = \overline{\mathsf{E}}_{\mathsf{O}} \cdot (\mathsf{I}_{\mathsf{0}} \cdot \overline{\mathsf{S}}_{\mathsf{0}} \cdot \overline{\mathsf{S}}_{\mathsf{1}} \cdot \overline{\mathsf{S}}_{\mathsf{2}} + \mathsf{I}_{\mathsf{1}} \cdot \mathsf{S}_{\mathsf{0}} \cdot \overline{\mathsf{S}}_{\mathsf{1}} \cdot \overline{\mathsf{S}}_{\mathsf{2}} + \mathsf{I}_{\mathsf{2}} \cdot \overline{\mathsf{S}}_{\mathsf{0}} \cdot \mathsf{S}_{\mathsf{1}} \cdot \overline{\mathsf{S}}_{\mathsf{2}} + \mathsf{I}_{\mathsf{3}} \cdot \mathsf{S}_{\mathsf{0}} \cdot \mathsf{S}_{\mathsf{1}} \cdot \overline{\mathsf{S}}_{\mathsf{2}} + \\ \mathsf{I}_{\mathsf{4}} \cdot \overline{\mathsf{S}}_{\mathsf{0}} \cdot \overline{\mathsf{S}}_{\mathsf{1}} \cdot \mathsf{S}_{\mathsf{2}} + \mathsf{I}_{\mathsf{5}} \cdot \mathsf{S}_{\mathsf{0}} \cdot \overline{\mathsf{S}}_{\mathsf{1}} \cdot \mathsf{S}_{\mathsf{2}} + \mathsf{I}_{\mathsf{6}} \cdot \overline{\mathsf{S}}_{\mathsf{0}} \cdot \mathsf{S}_{\mathsf{1}} \cdot \mathsf{S}_{\mathsf{2}} + \mathsf{I}_{\mathsf{7}} \cdot \mathsf{S}_{\mathsf{0}} \cdot \mathsf{S}_{\mathsf{1}} \cdot \mathsf{S}_{\mathsf{2}}). \end{split}$$

When the Output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

#### TRUTH TABLE

Ĕo	S <sub>2</sub>	S <sub>1</sub>	s <sub>0</sub>	10	11	12	13	14	15	16	17	Ž	Z
Н	X	×	X	X	X	×	×	X	Х	×	×	(Z)	(Z)
L	L	L	L	L	X	×	×	×	X	X	×	н	L
L	L	L	L	н	×	X	X	X	Х	X	х	L	н
L	L	L	н	×	L	X	×	X	X	х	X	н	L.
L	L	L	н	×	н	X	×	X	X	X	X	L	H
L	L	Н	L	×	X	L	X	X	X	×	×	н	L
L	L	н	L	×	×	н	X	X	X	X	X	L	н
L	L	н	Н	×	×	X	L	×	Х	×	X	н	L
L	L	н	н	×	X	X	н	×	X	X	X	L	н
L	н	L	L	×	×	X	X	L	X	×	×	н	ᆫ
L	н	L	L	×	×	×	×	н	X	×	X	L	н
L	н	L	н	×	×	X	×	X	L	×	X	н	L
L	н	L	н	×	×	X	×	X	н	×	×	L	н
L	Н	н	L	×	×	X	×	X	X	L	×	н	ᅵᅵ
L	н	н	L	×	X	X	×	×	×	н	X	] L	- н )
L	н	н	н	×	×	X	X	×	X	×	L	н	L
L	Н	н	н	х	X	X	X	Х	Х	X	Н	L	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High Impedance (Off)

#### **GUARANTEED OPERATING RANGES**

PARAMETER	MIN	TYP	MAX	UNIT
Supply Voltage	4.75	5.0	5.25	٧
Operating Ambient Temperature Range	0	25	70	°C
Output Current — High			-2.6	mA
Output Current — Low			24	mA
	Supply Voltage  Operating Ambient Temperature Range  Output Current — High	Supply Voltage 4.75  Operating Ambient Temperature Range 0  Output Current — High	Supply Voltage 4.75 5.0  Operating Ambient Temperature Range 0 25  Output Current — High	Supply Voltage         4.75         5.0         5.25           Operating Ambient Temperature Range         0         25         70           Output Current — High         -2.6

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS
STINIBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage	2.0			v	Guaranteed Input HIGH Voltage for All Inputs
VIL	Input LOW Voltage			8.0	V	Guaranteed Input LOW Voltage for All Inputs
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Vон	Output HIGH Voltage	2.4	3.1		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table
			0.25	0.4	V	I <sub>OL</sub> = 12 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,
V <sub>OL</sub>	Output LOW Voltage		0.35	0.5	٧	$I_{OL} = 24 \text{ mA}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table
lozh	Output Off Current HIGH			20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$
lozL	Output Off Current LOW			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$
				20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$
ΊΗ	Input HIGH Current			0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$
ΊL	Input LOW Current			-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
los	Short Circuit Current	-30		-130	mA	V <sub>CC</sub> = MAX
lcc	Power Supply Current			10	mA	$V_{CC} = MAX, V_{\overline{E}} = 0.0 V$
				12	mA	$V_{CC} = MAX, V_{\overline{E}} = 4.5 V$

#### **AC CHARACTERISTICS:** $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
311VIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS		
tPLH tPHL	Propagation Delay, Select to Z Output		20 21	33 33	ns	Fig. 1	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Z Output		29 28	45 45	ns	Fig. 2	
tPLH tPHL	Propagation Delay, Data to Z Output		10 .9.0	15 15	ns	Fig. 1	C <sub>L</sub> = 15 pF,
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Z Output		17 18	28 28	ns	Fig. 2	$R_L = 2K \Omega$
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time to Z Output		17 24	27 40	ns	Figs. 4, 5	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time to Z Output		30 26	45 40	ns	Figs. 3, 5	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time to Z Output		37 15	55 25	ns	Figs. 3, 5	$C\Gamma = \overline{2} \overline{D}_L$
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time to Z Output		30 15	45 25	ns	Figs. 4, 5	R <sub>L</sub> = 667 Ω

#### Þ

#### 3-STATE AC WAVEFORMS




Fig. 1




Fig. 3




Fig. 2




Fig. 4

#### AC LOAD CIRCUIT




Fig. 5

#### SWITCH POSITIONS

SYMBOL	SW1	SW2
tPZH	Open	Closed
tPZL	Closed	Open
tPLZ	Closed	Closed
tPHZ	Closed	Closed

DESCRIPTION — The LSTTL/MSI SN54LS/74LS253 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (EO) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

# **SN54LS253** SN74LS253

#### **DUAL 4-INPUT MULTIPLEXER** WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY

PIN NAMES		LOADING	(Note a)
		HIGH	LOW
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs	0.5 U.L.	0.25 U.L.
Multiplexer A			
Ē <sub>Oa</sub>	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
I <sub>0a</sub> — I <sub>3a</sub>	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Za	Multiplexer Output (Note b)	65(25) U.L.	15(7.5) U.L.
Multiplexer B			1
Ē <sub>Ob</sub>	Output Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
10p — 13p	Multiplexer Inputs	0.5 U.L.	0.25 U.L.
Zh	Mutiplexer Output (Note b)	65(25) U.L.	15(7.5) U.L.

LOGIC SYMBOL 10b11b12b13b E0b  $V_{CC} = Pin 16$ GND = Pin 8

#### CONNECTION DIAGRAM DIP (TOP VIEW)


1 🗆	Ē <sub>Oa</sub>	Vсс	16
2□	s <sub>1</sub>	Ē₀ь	15
3 □	l <sub>3a</sub>	s <sub>o</sub>	14
4	l <sub>2a</sub>	l <sub>3b</sub>	13
5	l <sub>1a</sub>	l <sub>2b</sub>	12
6	l <sub>Oa</sub>	11ь	11
7	z <sub>a</sub>	Ю	10
8	GND	z <sub>b</sub>	Þ٩
			•

J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package

a. 1 TTL Unit Load (U.L.) =  $40 \mu A$  HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.



5

FUNCTIONAL DESCRIPTION — The LS253 contains two identical 4-Input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs  $(S_0, S_1)$ . The 4-input multiplexers have individual Output Enable  $(\overline{E}_{0a}, \overline{E}_{0b})$  inputs which when HIGH, forces the outputs to a high impedance (high Z) state.

The LS253 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$\begin{split} &Z_a = \overline{\mathsf{E}}_{0a} \cdot (\mathsf{I}_{0a} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1a} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2a} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3a} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \\ &Z_b = \overline{\mathsf{E}}_{0b} \cdot (\mathsf{I}_{0b} \cdot \overline{\mathsf{S}}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{1b} \cdot \overline{\mathsf{S}}_1 \cdot \mathsf{S}_0 + \mathsf{I}_{2b} \cdot \mathsf{S}_1 \cdot \overline{\mathsf{S}}_0 + \mathsf{I}_{3b} \cdot \mathsf{S}_1 \cdot \mathsf{S}_0) \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

SEL INP			DATA INPUTS		DATA INPUTS		OUTPUT ENABLE	ОИТРИТ
s <sub>0</sub>	S <sub>1</sub>	10	11	12	13	E <sub>0</sub>	z	
Х	Х	х	Х	Х	×	н	(Z)	
L	L	L	×	×	×	L	L	
L	L	н	×	×	×	L	н	
Н	L	×	L	X	X	L	L	
Н	L	×	н	X	X	L	н	
L	Н	×	×	L	×	L	L	
L	Н	×	X	н	×	L	н	
Н	Н	×	×	×	L	L	L	
Н	н	×	×	×	Н	L	Н	

H = HIGH Level

L = LOW Level

X = Irrelevant

(Z) = High Impedance (off)

Address inputs S<sub>0</sub> and S<sub>1</sub> are common to both sections.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54 74			-1.0 -2.6	mA
loL	Output Current — Low	54 74			12 24	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL PARAMETER				LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	CONDITIONS	
VIH	Input HIGH Voltage		2.0		,	V	Guaranteed Ir All Inputs	put HIGH Voltage for	
.,		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>I</sub>	N = −18 mA	
Voн	Output HIGH Voltage	54	2.4	3.4		V		$OH = MAX, V_{IN} = V_{IH}$	
VUH	Catpat man voltage	74	2.4	3.1		V	or VIL per Tru	th Table	
		54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	V <sub>CC</sub> = MAX,	V <sub>OUT</sub> = 2.4 V	
lozL	Output Off Current LOW				-20	μΑ	V <sub>CC</sub> = MAX,	V <sub>OUT</sub> = 0.4 V	
					20	μΑ	V <sub>CC</sub> = MAX,	V <sub>IN</sub> = 2.7 V	
lН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 7.0 V	
կլ	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 0.4 V	
los	Short Circuit Current		-30		-130	mA	V <sub>CC</sub> = MAX		
loo	Power Supply Current				12	mA	V <sub>CC</sub> = MAX, V	/Ē = 0.0 V	
lcc					14	mA	$V_{CC} = MAX, V$	/E = 4.5 V	

#### **AC CHARACTERISTICS:** $T_A = 25^{\circ}C$ , $V_{CC} = 5.0 \text{ V}'$ (See SN54LS251 for Waveforms)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	'	EST CONDITIONS
<sup>†</sup> PLH <sup>†</sup> PHL	Propagation Delay, Data to Output		17 13	25 20	ns	Fig. 1	
<sup>†</sup> PLH <sup>†</sup> PHL	Propagation Delay, Select to Output	:	30 21	45 32	ns	Fig. 1	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$
<sup>†</sup> PZH <sup>†</sup> PZL	Output Enable Time		15 15	28 23	ns	Figs. 4, 5	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time	j	27 18	41 27	ns	Figs. 3, 5	$C_L = 5.0 \text{ pF}$ $R_L = 667 \Omega$



**DESCRIPTION** — The SN54LS/74LS256 is a Dual 4-Bit Addressable Latch with common control inputs; these include two Address inputs (A<sub>O</sub>, A<sub>1</sub>), an active LOW Enable input (E) and an active LOW Clear input (CL). Each latch has a Data input (D) and four outputs (Q0-Q3).

When the Enable  $(\overline{E})$  is HIGH and the Clear input  $(\overline{CL})$  is LOW, all outputs (Q<sub>0</sub>-Q<sub>3</sub>) are LOW. Dual 4-channel demultiplexing occurs when the (CL) and E are both LOW. When CL is HIGH and E is LOW, the selected output (Q<sub>Q</sub>-Q<sub>3</sub>), determined by the Address inputs, follows D. When the E goes HIGH, the contents of the latch are stored. When operating in the addressable latch mode ( $\overline{E}$ =LOW,  $\overline{CL}$ =HIGH), changing more than one bit of the Address (A<sub>O</sub>, A<sub>1</sub>) could impose a transient wrong address. Therefore, this should be done only while in the memory mode  $(\overline{E} = \overline{C}\overline{L} = HIGH).$ 

- SERIAL-TO-PARALLEL CAPABILITY
- OUTPUT FROM EACH STORAGE BIT AVAILABLE
- RANDOM (ADDRESSABLE) DATA ENTRY
- EASILY EXPANDABLE
- ACTIVE LOW COMMON CLEAR
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION **EFFECTS**

#### **PIN NAMES** LOADING (Note a) HIGH LOW A<sub>0</sub>, A<sub>1</sub> Address Inputs 0.5 U.L. 0.25 U.L. Da, Db Data Inputs 0.5 U.L. 0.25 U.L. F Enable Input (Active LOW) 1.0 U.L. 0.5 U.L. CL Clear Input (Active LOW) 0.5 U.L. 0.25 U.L. Q<sub>0a</sub>-Q<sub>3a</sub>, QOb-Q3b Parallel Latch Outputs (Note b) 10 U.L. 5(2.5) U.L.


#### NOTES:

- a 1 TTL Unit Load (ULL ) = 40 µA HIGH/1.6 mA LOW
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

# SN54LS256 SN74LS256

#### **DUAL 4-BIT** ADDRESSABLE LATCH


LOW POWER SCHOTTKY




J Suffix — Case 620-08 (Ceramic) N Suffix - Case 648-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.







#### TRUTH TABLE

CL	Ē	D	A <sub>0</sub>	A <sub>1</sub>	α <sub>0</sub>	α <sub>1</sub>	02	QЗ	MODE
L	н	X	Х	Х	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	Demultiplex
L	L	Н	L	L	Н	L	L	L	
L	L	L	Н	L	L	L	L	L	
L	L	Н	Н	L	L	Н	L	L	
L	L	L	L	Н	L	L	L	L	
L	L	Н	L	Н	L	L	Н	L	
L	L	L	Н	Н	L	L	L	L	
L	L	Н	Н	Н	L	L	L	Н	
Н	Н	X	Х	Х	Q <sub>N-1</sub>	Q <sub>N-1</sub>	$Q_{N-1}$	$Q_{N-1}$	Memory
Н	L	L	L	L	L	Q <sub>N-1</sub>	Q <sub>N-1</sub>	$Q_{N-1}$	Addressable
Н	L	Н	L	L	Н	$Q_{N-1}$	$Q_{N-1}$	$Q_{N-1}$	Latch
Н	L	L	Н	L	Q <sub>N-1</sub>	L	$Q_{N-1}$	$Q_{N-1}$	
Н	L	Н	Н	L	$Q_{N-1}$	н	$Q_{N-1}$	$Q_{N-1}$	
Н	L	L	L	Н	$Q_{N-1}$	$Q_{N-1}$	L	$Q_{N-1}$	
H	L	Н	L	Н	$Q_{N-1}$	$Q_{N-1}$	Н	$Q_{N-1}$	
Н	L	L	Н	Н	Q <sub>N-1</sub>	$Q_{N-1}$	$Q_{N-1}$	L	
Н	L	Н	Н	Н	Q <sub>N-1</sub>	Q <sub>N-1</sub>	$Q_{N-1}$	Н	

$$\begin{split} & H = \text{High Voltage Level} \\ & L = \text{LOW Voltage Level} \\ & X = \text{Immaterial} \end{split}$$

#### MODE SELECTION

Ē	CL	MODE							
L	н	Addressable Latch							
Н	н	Memory							
L	L	Dual 4-Channel Demultiplexer							
н	L	Clear							

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
<sup>1</sup> ОН	Output Current — High	54,74			-0.4	mA
OL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMBOL	PARAMETER			LIMITS			TEST	TEST CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	IEST	COMPITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltag	e		-0.65	-1.5	V	V <sub>CC</sub> = MIN, III	<sub>V</sub> = −18 mA	
Voн	Output HIGH Voltage	54	2.4	3.5		V		$_{\text{DH}} = \text{MAX}, V_{\text{IN}} = V_{\text{IH}}$	
VOH	Output High Voltage	74	2.4	3.5		V	or V <sub>IL</sub> per Truth Table		
	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL		74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
lн	Input HIGH Current Others E Input				20 40	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7 V	
чп	Others E Input				0.1 0.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
ΊL	Input LOW Current Others E Input				-0.4 -0.8	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 0.4 V	
los	Short Circuit Current				-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				25	mA	V <sub>CC</sub> = MAX		

## AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPLETIONS
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Turn-Off Delay, Enable to Output Turn-On Delay, Enable to Output		20 16	27 24	ns ns	$V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF}$ Fig. 1
<sup>t</sup> PLH <sup>t</sup> PHL	Turn-Off Delay, Data to Output Turn-On Delay, Data to Output		20 13	30 20	ns ns	$V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF}$ Fig. 2
<sup>t</sup> PLH <sup>t</sup> PHL	Turn-Off Delay, Address to Output Turn-On Delay, Address to Output		20 14	30 24	ns ns	$V_{CC} = 5.0 \text{ V, } C_L = 15 \text{ pF}$ Fig. 3
<sup>t</sup> PHL	Turn-On Delay, Clear to Output		12	23	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF Fig. 5



#### AC SETUP REQUIREMENTS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
	PANAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t <sub>S</sub>	Data Setup Time	20			ns	V <sub>CC</sub> = 5.0 V Fig. 4	
t <sub>S</sub>	Address Setup Time	0			ns	Fig. 6	
th	Data Hold Time	0			ns	V <sub>CC</sub> = 5.0 V Fig. 4	
th	Address Hold Time	15			ns	V <sub>CC</sub> = 5V Fig. 6	
tW	Enable Pulse Width	15			ns	V <sub>CC</sub> = 5.0 V Fig. 1	

#### **AC WAVEFORMS**

Fig. 1 TURN-ON AND TURN-OFF DELAYS, ENABLE TO OUTPUT AND ENABLE PULSE WIDTH




Fig. 2 TURN-ON AND TURN-OFF DELAYS, DATA TO OUTPUT




Fig. 3 TURN-ON AND TURN-OFF DELAYS, ADDRESS TO OUTPUT




Fig. 4 SETUP AND HOLD TIME, DATA TO ENABLE




Fig. 5 TURN-ON DELAY, CLEAR TO OUTPUT





Fig. 6 SETUP TIME, ADDRESS TO ENABLE

#### (SEE NOTES 1 AND 2)



OTHER CONDITIONS:  $\overline{CL} = H$ 


#### NOTES:

- The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- The shaded areas indicate when the inputs are permitted to change for predictable output performance.



DESCRIPTION — The LSTTL/MSI SN54LS/74LS257A and the SN54LS/74LS258A are Quad 2-Input Multiplexers with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (EQ) Input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.


- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS



# SN54LS/74LS257A SN54LS/74LS258A

#### QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY





FUNCTIONAL DESCRIPTION — The LS257A and LS258A are Quad 2-Input Multiplexers with 3-state outputs. They select four bits of data from two sources each under control of a Common Data Select Input. When the Select Input is LOW, the IQ inputs are selected and when Select is HIGH, the I<sub>1</sub> inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form for the LS257A and in the inverted form for the LS258A.

The LS257A and LS258A are the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input. The logic equations for the outputs are shown below:

When the Output Enable Input  $(\overline{E}_0)$  is HIGH, the outputs are forced to a high impedance "off" state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

#### TRUTH TABLE

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS LS257A	OUTPUTS LS258A
Ēo	S	10	l <sub>1</sub>	Z	Z
Н	Х	Х	Х	(Z)	(Z)
L	Н	X	L	L	Н
L	H	X	Н	H	L
L	L	L	Х	L	H
L	L	Н	Х	H	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

(Z) = High impedance (off)

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
loL	Output Current — Low	54 74			12 24	mA

5

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETI	=D		LIMITS		UNITS	TECT	CONDITIONS
STIVIBUL	PANAIVIETI	-n	MIN	TYP	MAX	UNITS	1231	CONDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for
		54			0.7	.,		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volt		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, III	<sub>V</sub> = −18 mA	
Voн	Output HIGH Voltage	54	2.4	3.4		· V		$_{OH} = MAX, V_{IN} = V_{IH}$
VОН	Output man voltage	74	2.4	3.1		٧	or V <sub>IL</sub> per Trut	h Table
		54,74		0.25	0.4	٧	$ \begin{array}{c c} I_{OL} = 12 \text{ mA} & V_{CC} = V_{CC} \text{ MIN,} \\ I_{OL} = 24 \text{ mA} & V_{IN} = V_{IL} \text{ or VIH} \\ per Truth Table \\ \end{array} $	
VOL	Output LOW Voltage	74		0.35	0.5	V		
<sup>I</sup> OZH	Output Off Current — F			20	μΑ	$V_{CC} = MAX, V$	OUT = 2.4 V	
lozL	Output Off Current — L	.ow			-20	μΑ	$V_{CC} = MAX, V$	OUT = 0.4 V
		Other Inputs			20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$ $V_{CC} = MAX, V_{IN} = 7.0 V$	
ΊΗ	Input HIGH Current	S Inputs			40	μΑ		
1111	I I I I I I I I I I I I I I I I I I I	Other Inputs			0.1	mA		
		S Inputs			0.2	mA		
կլ	Input LOW Current	Other Inputs			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
ЧL	Imput LOVV Current	S Inputs			-0.8	mA	TOC - IVIAX, V	11N 0.7 V
los	Short Circuit Current		-30		-130	mA	V <sub>CC</sub> = MAX	
	Power Supply Current							
lcc	Total, Output HIGH	LS257A LS258A			10 7.0	mA mA	V <sub>CC</sub> = MAX	
	Total, Output LOW	LS257A LS258A			16 14	mA mA	1.00 111/1/	
	Total, Output 3-State				19	mA	1	

#### **AC CHARACTERISTICS:** $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ (See SN54LS251 for Waveforms)

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PANAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		12 12	18 18	ns	Fig. 1, 2	C <sub>L</sub> = 45 pF	
tPLH tPHL	Propagation Delay, Select to Output		14 14	21 21	ns	Fig. 1, 2	C <sub>L</sub> = 45 pF	
tPZH	Output Enable Time to HIGH Level		20	30	ns	Figs. 4, 5	C <sub>L</sub> = 45 pF	
tpZL	Output Enable Time to LOW Level		20	30	ns	Figs. 3, 5	$R_L = 667 \Omega$	
tPLZ	Output Disable Time to LOW Level		16	25	ns	Figs. 3, 5	C <sub>L</sub> = 5.0 pF	
<sup>t</sup> PHZ	Output Disable Time from HIGH Level		18	30	ns	Figs. 4, 5	$R_L = 667 \Omega$	



### MOTOROLA

DESCRIPTION — The SN54LS/74LS259 is a high-speed 8-Bit Addressable Latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW common Clear for resetting all latches, as well as, an active LOW Enable.

- SERIAL-TO-PARALLEL CONVERSION
- EIGHT BITS OF STORAGE WITH OUTPUT OF EACH BIT **AVAILABLE**
- RANDOM (ADDRESSABLE) DATA ENTRY
- ACTIVE HIGH DEMULTIPLEXING OR DECODING CAPABILITY
- EASILY EXPANDABLE
- COMMON CLEAR

PIN NAMES	<b>;</b>	LOADIN	G (Note a)
		HIGH	LOW
$\begin{array}{c} A_0, A_1, A_2 \\ \frac{D}{E} \\ \overline{C} \\ Q_0 \text{ to } Q_7 \end{array}$	Address Inputs Data Input Enable (Active LOW) Input Clear (Active LOW) Input Parallel Latch Outputs (Note b)	0.5 U.L. 0.5 U.L. 1.0 U.L. 0.5 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.5 U.L. 0.25 U.L. 5(2.5) U.L.


#### NOTES:


- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW. b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

# SN54LS259 SN74LS259

#### 8-BIT ADDRESSABLE LATCH

LOW POWER SCHOTTKY





**FUNCTIONAL DESCRIPTION** — The SN54LS/74LS259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other inputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs.

When operating the SN54LS/74LS259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.

The truth table below summarizes the operations.

#### MODE SELECTION

# TRUTH TABLE PRESENT OUTPUT STATES

Ē	c	MODE
L	Н	Addressable Latch
н	н	Memory
L	L	Active HIGH Eight-Channel
		Demultiplexer
Н	L	Clear

								ILOLI	II OUTF	01 31	AILS			
c	Ē	D	A <sub>0</sub>	Α1	Α2	Qο	Q <sub>1</sub>	02	Qз	04	Q <sub>5</sub>	Q <sub>6</sub>	<b>Q</b> 7	MODE
L	Н	Х	Х	Χ	Х	L	L	L	L	L	L	L	L	Clear
L	L	L	L	L	L	L	L	L	L	L	L	L	L	Demultiplex
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L	
L	L	L	Н	L	L	L	L	L	L	L	L	L	L	
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L	1
									•					
				•					•					
	•	•												
									•					
									•					
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Н	
Н	Н	Х	Х	Х	Х	$Q_{N-1}$			-					Memory
Н	ī	ī	L	L	L	L	Q <sub>NI-1</sub>	QN-1	Q <sub>N-1</sub>				-	Addressable
н	L	Н	L	L	L	н								Latch
Н	L	L	Н	L	L	$Q_{N-1}$		Q <sub>N-1</sub>						
Н	L	Н	Н	L	L	$Q_{N-1}$	Н	$Q_{N-1}$						ļ
								-14 1	•					
									•					
									•					
Н	L	L	н	н	н	$Q_{N-1}$						Q <sub>N-1</sub>	L	1
Н	Ĺ	Н	Н	Н	Н	$a_{N-1}$						Q <sub>N-1</sub>	H	
_						- 13						-14 1		

X = Don't Care Condition

L = LOW Voltage Level

H = HIGH Voltage Level

Q<sub>N-1</sub> = Previous Output State

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1551	CONDITIONS	
VIH	Input HIGH Voltage	2.0			V	Guaranteed In All Inputs	put HIGH Voltage for		
	1	54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All inputs	All Inputs	
VIK	Input Clamp Diode Voltage		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>II</sub>	N = −18 mA		
			2.5	3.5		V		$_{\text{DH}} = \text{MAX}, V_{\text{IN}} = V_{\text{IH}}$	
Vон	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table		
.,	0	54,74		0.25	0.4	V		$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	/ <sub>IN</sub> = 2.7 V	
lн	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V$	/ <sub>IN</sub> = 7.0 V	
I <sub>I</sub> L	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 0.4 V		
los	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX			
lcc	Power Supply Current			36	mA	V <sub>CC</sub> = MAX			

### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


SYMBOL	PARAMETER	LIMITS			UNITS	CONDITIONS	
STIVIBUL	PARAMETER	MIN	MIN TYP MAX		UNITS	CONDITIONS	
tPLH	Turn-Off Delay, Enable to Output		22	35	ns		
tPHL	Turn-On Delay, Enable to Output		15	24	ns		
tPLH	Turn-Off Delay, Data to Output		20	32	ns		
tPHL	Turn-On Delay, Data to Output		13	21	ns	C <sub>I</sub> = 15 pF	
tPLH	Turn-Off Delay, Address to Output		24	38	ns		
<sup>t</sup> PHL	Turn-On Delay, Address to Output		18	29	ns		
tPHL	Turn-On Delay, Clear to Output		17	27	ns		

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMPOL	PARAMETER		LIMITS		UNITS
SYMBOL PARAMETER	PARAMETER	MIN	TYP	MAX	UNITS
t <sub>S</sub>	Input Setup Time	20			ns
tW	Pulse Width, Clear or Enable	15			ns
th	Hold Time, Data	5.0			ns
th	Hold Time, Address	20			ns

#### **AC WAVEFORMS**

Fig. 1 TURN-ON AND TURN-OFF DELAYS, ENABLE TO OUTPUT AND ENABLE PULSE WIDTH



OTHER CONDITIONS:  $\overline{C} = H$ , A = STABLE

Fig. 2 TURN-ON AND TURN-OFF DELAYS, DATA TO OUTPUT




Fig. 3 TURN-ON AND TURN-OFF DELAYS, ADDRESS TO OUTPUT




Fig. 4 SETUP AND HOLD TIME, DATA TO ENABLE




Fig. 5 TURN-ON DELAY, CLEAR TO OUTPUT





Fig. 6 SETUP TIME, ADDRESS TO ENABLE (SEE NOTES 1 AND 2)




OTHER CONDITIONS:  $\overline{C} = H$ 

#### NOTES:

- 1. The Address to Enable Setup Time is the time before the HIGH-to-LOW Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- 2. The shaded areas indicate when the inputs are permitted to change for predictable output performance.





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# SN54LS260 SN74LS260

#### **DUAL 5-INPUT NOR GATE**

LOW POWER SCHOTTKY

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
<sup>T</sup> Α	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
OL	Output Current — Low	54 74			4.0 8.0	mA


#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAMETER	·	MIN	TYP	MAX	UNITS	TEST C	UNDITIONS
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Inp All Inputs	ut HIGH Voltage for
		54			0.7		Guaranteed Inp	ut LOW Voltage for
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	=-18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
₹UH	Output man voltage	74	2.7	3.5		V		
	0	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
					20	μΑ	$V_{CC} = MAX, V_I$	N = 2.7 V
IH	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
I <sub>IL</sub>	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_I$	N = 0.4 V
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output HIGH Total, Output LOW				4.0 5.5	mA	V <sub>CC</sub> = MAX	-

### AC CHARACTERISTICS: T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPITIONS
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH	Turn Off Delay, Input to Output		5.0	15	ns	V <sub>CC</sub> = 5.0 V
tPHL	Turn On Delay, Input to Output		6.0	15	ns	$C_L = 15 pF$





#### TRUTH TABLE

	IN			
Α	А В			
L	L	Н		
L	н	L		
н	L	L		
Н	н	Н		

# SN54LS266 SN74LS266

QUAD 2-INPUT EXCLUSIVE NOR GATE

LOW POWER SCHOTTKY

J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VoH	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS		
STWIDUL	PANAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7			put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltag	je		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
<sup>1</sup> ОН	Output HIGH Current	54,74			100	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX		
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					40	μΑ	V <sub>CC</sub> = MAX, V	/IN = 2.7 V	
ΙΗ	Input HIGH Current				0.2	mA	V <sub>CC</sub> = MAX, V	$V_{CC} = MAX, V_{IN} = 7.0 \text{ V}$	
l <sub>IL</sub>	Input LOW Current				-0.8	mA	V <sub>CC</sub> = MAX, V	$V_{CC} = MAX, V_{IN} = 0.4 V$	
lcc	Power Supply Current				13	mA	Vcc = MAX		

#### AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS		UNITS	CONDITIONS	
STIVIBUL		MIN	TYP	MAX	UNITS	CONDITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Other Input LOW		18 18	30 30	ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Other Input HIGH		18 18	30 30	ns	$C_L = 15 \text{ pF}, R_L = 2.0 \text{ k}\Omega$



DESCRIPTION — The SN54LS/74LS273 is a high-speed 8-Bit Register. The register consists of eight D-Type Flip-Flops with a Common Clock and an asynchronous active LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3 inch lead spacing.

- **8-BIT HIGH SPEED REGISTER**
- PARALLEL REGISTER
- COMMON CLOCK AND MASTER RESET
- **INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS**

# SN54LS273 SN74LS273

#### OCTAL D FLIP-FLOP WITH CLEAR

LOW POWER SCHOTTKY

PIN NAME	:s	LOADING	G (Note a)
		HIGH	LOW
CP D <sub>O</sub> -D <sub>7</sub> MR Q <sub>O</sub> -Q <sub>7</sub>	Clock (Active HIGH Going Edge) Input Data Inputs Master Reset (Active LOW) Input Register Outputs (Note b)	0.5 U.L. 0.5 U.L. 0.5 U.L. 10 U.L.	0.25 U.L. 0.25 U.L. 0.25 U.L. 5(2.5) U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.
   b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.


#### TRUTH TABLE


MR	СР	D <sub>X</sub>	$\sigma_{x}$
L	Х	Х	L
H		н	H
Н	工	L	L

H = High Logic Level

L = Low Logic Level

X = Immaterial





 $\begin{tabular}{ll} FUNCTIONAL DESCRIPTION — The $N54LS/74LS273$ is an 8-Bit Parallel Register with a common Clock and common Master Reset. \\ \end{tabular}$ 

When the  $\overline{\text{MR}}$  input is LOW, the Q outputs are LOW, independent of the other inputs. Information meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Іон	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DADAMETED		1	LIMITS		LINITO		TEST CONDITIONS			
SYMBOL	PARAMETER	MIN TYP		MAX	UNITS	1231 CONDITIONS					
VIH	Input HIGH Voltage		2.0			<b>V</b>	Guaranteed In All Inputs	put HIGH Voltage for			
.,		54	T		0.7			put LOW Voltage for			
VIL	Input LOW Voltage	74			0.8	V	All inputs				
VIK	Input Clamp Diode Voltag	je		-0.65	-1.5	>	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$				
.,	0	54	2.5	3.5		<b>V</b>		$OH = MAX, V_{IN} = V_{II}$			
VOH	Output HIGH Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Trut	h Table			
.,	54,			0.25	0.4	٧		$V_{CC} = V_{CC} MIN,$			
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table			
					20	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7 V			
ΊΗ	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 7.0 V			
<sup>կ</sup> լ	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 0.4 V				
los	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX					
lcc	Power Supply Current			27	mA	V <sub>CC</sub> = MAX					

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMDOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	1231 CONDITIONS		
fMAX	Maximum Input Clock Frequency	30	40		MHz	Fig. 1		
tPHL	Propagation Delay, MR to Q Output		18	27	ns	Fig. 2		
tPLH tPHL	Propagation Delay, Clock to Output		17 18	27 27	ns	Fig. 1		


#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


CVMADOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
t <sub>W</sub>	Pulse Width, Clock or Clear	20		′	ns	Fig. 1
t <sub>S</sub>	Data Setup Time	20			ns	Fig. 1
th	Hold Time	5.0			ns	Fig. 1
t <sub>rec</sub>	Recovery Time	25			ns	Fig. 2

#### **AC WAVEFORMS**

#### CLOCK TO OUTPUT DELAYS, CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA TO CLOCK

#### MASTER RESET TO OUTPUT DELAY, MASTER RESET PULSE WIDTH, AND MASTER RESET RECOVERY TIME








Fig. 2

## Fig. 1


#### **DEFINITION OF TERMS:**

SETUP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

 $HOLD\ TIME\ (t_h)$  — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.





J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

# SN54LS279 SN74LS279

#### QUAD SET-RESET LATCH

LOW POWER SCHOTTKY

 $\bar{s}_2$ Ŕ

- L = LOW Voltage Level
  H = HIGH Voltage Level
  X = Don't Care
  The output is HIGH as long as
  S<sub>1</sub> or S<sub>2</sub> is LOW if all inputs go
  HIGH simultaneously, the output
  state is indeterminate, otherwise,
  it follows the Truth Table

TRUTH TABLE INPUTS

> L H L

OUTPUT

(Q)

No Change

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS			
STIVIBUL	FARAIVIETER		MIN	TYP	MAX	UNITS	IEST			
VIH	Input HIGH Voltage	2.0			v	Guaranteed In All Inputs	put HIGH Voltage for			
		54			0.7	.,		put LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs			
VIK	Input Clamp Diode Voltag	е		-0.65	-1.5	V	V <sub>CC</sub> = MIN, III	<sub>V</sub> = −18 mA		
.,		54	2.5	3.5		V		$_{OH} = MAX, V_{IN} = V_{IH}$		
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Trut	n Table		
		54,74		0.25	0.4	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,		
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table		
					20	μΑ	$V_{CC} = MAX, V$	<sub>IN</sub> = 2.7 V		
lΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V$	<sub>IN</sub> = 7.0 V		
IL	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 0.4 V			
los	Short Circuit Current	-20		-100	mA	$V_{CC} = MAX$				
lcc	Power Supply Current			7.0	mA	V <sub>CC</sub> = MAX				

#### AC CHARACTERISTICS: T<sub>A</sub> = 25°C

CVMPOL	DARAMETER		LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, S to Output ,		12 13	22 21	ns	V <sub>CC</sub> = 5.0 V		
tPHL Propagation Delay, R to Output			15		ns	C <sub>L</sub> = 15 pF		



**DESCRIPTION** — The SN54LS/74LS280 is a Universal 9-Bit Parity Generator/Checker. It features odd/even outputs to facilitate either odd or even parity. By cascading, the word length is easily expanded.

The LS280 is designed without the expander input implementation, but the corresponding function is provided by an input at Pin 4 and the absence of any connection at Pin 3. This design permits the LS280 to be substituted for the LS180 which results in improved performance. The LS280 has buffered inputs to lower the drive requirements to one LS unit load.

- GENERATES EITHER ODD OF EVEN PARITY FOR NINE DATA LINES
- TYPICAL DATA-TO-OUTPUT DELAY OF ONLY 33 ns
- CASCADABLE FOR n-BITS
- CAN BE USED TO UPGRADE SYSTEMS USING MSI PARITY CIRCUITS
- TYPICAL POWER DISSIPATION = 80 mW

#### **FUNCTON TABLE**


NUMBER OF INPUTS A	OUTP	UTS
THRU 1 THAT ARE HIGH	ΣEVEN	$\Sigma ODD$
0, 2, 4, 6, 8	Н	L
1, 3, 5, 7, 9	L	н

H = high level, L = low level

# SN54LS280 SN74LS280

# 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS

LOW POWER SCHOTTKY



FUNCTIONAL BLOCK DIAGRAM

A (8)

C (10)

C (11)

E (12)

F (13)

G (1)

H (2)

(6) \$\Sigma\$

(6) \$\Sigma\$

ODD

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

				LIMITS					
SYMBOL	PARAMETER	MIN			UNITS	TEST CONDITIONS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
	1	54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltag	e		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
	Ę		2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{I}$		
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Trut	h Table	
	54,74			0.25	0.4	V		$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>II</sub> per Truth Table		
					20	μΑ	$V_{CC} = MAX, V$	/ <sub>IN</sub> = 2.7 V	
۱н	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 7.0 V	
l <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 0.4 V	
los	Short Circuit Current				-100	mA	$V_{CC} = MAX$		
lcc	Power Supply Current			27	mA	V <sub>CC</sub> = MAX			

### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0$ V

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
	FARAMETER	MIN	TYP	MAX	UNITS			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output Σ EVEN		33 29	50 45	ns	Cı = 15 pF		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output ΣODD		23 31	35 50	ns			



## MOTOROLA

**DESCRIPTION** — The SN54LS/74LS283 is a high-speed 4-Bit Binary Full Adder with internal carry lookahead. It accepts two 4-bit binary words (A<sub>1</sub> — A<sub>4</sub>, B<sub>1</sub> — B<sub>4</sub>) and a Carry Input (C<sub>0</sub>). It generates the binary Sum outputs ( $\Sigma_1 - \Sigma_4$ ) and the Carry Output (C<sub>4</sub>) from the most significant bit. The LS283 operates with either active HIGH or active LOW operands (positive or negative logic).

# SN54LS283 SN74LS283

# 4-BIT BINARY FULL ADDER WITH FAST CARRY

LOW POWER SCHOTTKY

#### **PIN NAMES**


		HIGH	LOW
$A_1 - A_4$	Operand A Inputs	1.0 U.L.	0.5 U.L.
B <sub>1</sub> — B <sub>4</sub>	Operand B Inputs	1.0 U.L.	0.5 U.L.
CO	Carry Input	0.5 U.L.	0.25 U.L.
$\Sigma_1 - \Sigma_4$	Sum Outputs (Note b)	10 U.L.	5(2.5) U.L.
C <sub>4</sub>	Carry Output (Note b)	10 U.L.	5(2.5) U.L.

LOADING (Note a)

#### NOTES:


- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges

# 



 $V_{CC} = Pin 16$ GND = Pin 8

#### CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### NOTES:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

**FUNCTIONAL DESCRIPTION** — The LS283 adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs ( $\Sigma_1 - \Sigma_4$ ) and outgoing carry (C<sub>4</sub>) outputs.

$$C_0 + (A_1 + B_1) + 2(A_2 + B_2) + 4(A_3 + B_3) + 8(A_4 + B_4) = \Sigma_1 + 2 \Sigma_2 + 4 \Sigma_3 + 8 \Sigma_4 + 16C_4$$
 Where: (+) = plus

Due to the symmetry of the binary add function the LS283 can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

Example

		CO	A1	A <sub>2</sub>	Аз	Α4	B <sub>1</sub>	B <sub>2</sub>	Вз	В4	Σ1	$\Sigma_2$	Σз	Σ4	C4	
	logic levels	L	L	Н	L	Н	Н	L	L	Н	Н	Н	L	L	Н	
ĺ	Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1	(10+9=19)
	Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0	(carry+5+6=12)

Interchanging inputs of equal weight does not affect the operation, thus  $C_0$ ,  $A_1$ ,  $B_1$ , can be arbitrarily assigned to pins 7, 5 or 3.

#### **FUNCTIONAL TRUTH TABLE**

C (n-1)	An	Bn	$\Sigma_{n}$	Cn
L	L	L	L	L
L	L	Н	Н	L
L	Н	L	Н	L
L	Н	Н	L	H
Н	l L	L	Н	L
Н	L	н	L	Н
H H	Н	L	L	H
ј н	J H	JH,	Н	Н

C<sub>1</sub> — C<sub>3</sub> are generated internally

Co is an external input

C4 is an output generated internally

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETE	D		LIMITS		UNITS	TECT	CONDITIONS
STIVIBUL	PARAIVIETE	n ·	MIN	TYP	MAX	UNITS	1651	COMPITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
		54			0.7	.,		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, III	<sub>V</sub> = −18 mA
		54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>C</sub>	$O_H = MAX, V_{IN} = V_{IH}$
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Trut	h Table
		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ per Truth Table	
VOL	Output LOW Voltage	74		0.35	0.5	V		
		CO			20	μΑ	- V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7 V	
ΊН	Input HIGH Current	Any A or B			40	μΑ	1000	11N 2.7 V
111		c <sub>0</sub>			0.1	mA	$V_{CC} = MAX_{c} V_{CC}$	/w = 7.0 V
		Any A or B			0.2	mA	1	7.0 V
ΊL	Input LOW Current	c <sub>0</sub>			-0.4	mA	Voc = MAX V	/w = 0.4 V
'IL	Impat 20 VV Garrent	Any A or B			-0.8	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
	Power Supply Current							
lcc	Total, Output HIGH		ļ		34	mA	V <sub>CC</sub> = MAX	
	Total, Output LOW				39		VCC - IVIAX	

#### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS		UNITS	CONDITIONS		
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $C_0$ Input to Any $\Sigma$ Output		16 15	24 24	ns		
tPLH tPHL	Propagation Delay, Any A or B Input to $\Sigma$ Outputs		15 15	24 24	ns	$C_{l} = 15 pF$	
tPLH tPHL	Propagation Delay, Co Input to C4 Output		11 11	17 22	ns	Figures 1 and 2	
tPLH tPHL	Propagation Delay, Any A or B Input to C <sub>4</sub> Output		11 12	17 17	ns		

#### AC WAVEFORMS




Fig. 1




Fig. 2


**DESCRIPTION** — The SN54LS/74LS290 and SN54LS/74LS293 are high-speed 4-bit ripple type counters partitioned into two sections. Each counter has a divide-by-two section and either a divide-by-five (LS290) or divide-by-eight (LS293) section which are triggered by a HIGH-to-LOW transition on the clock inputs. Each section can be used separately or tied together (Q to  $\overline{\text{CP}}$ ) to form BCD, Bi-quinary, or Modulo-16 counters. Both of the counters have a 2-input gated Master Reset (Clear), and the LS290 also has a 2-input gated Master Set (Preset 9).


- CORNER POWER PIN VERSIONS OF THE LS90 and LS93
- **LOW POWER CONSUMPTION . . . TYPICALLY 45 mW**
- HIGH COUNT RATES . . . TYPICALLY 42 MHz
- CHOICE OF COUNTING MODES . . . BCD, BI-QUINARY, BINARY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

# SN54LS/74LS290 SN54LS/74LS293

#### DECADE COUNTER; 4-BIT BINARY COUNTER

LOW POWER SCHOTTKY






#### **PIN NAMES**

# LOADING (Note a)


		HIGH	LOW
<del>CP</del> 0	Clock (Active LOW going edge) Input to ÷2 Section.	0.05 U.L.	1.5 U.L.
CP₁	Clock (Active LOW going edge) Input to ÷5 Section (LS290).	0.05 U.L.	2.0 U.L.
CP <sub>1</sub>	Clock (Active LOW going edge) Input to ÷8 Section (LS293).	0.05 U.L.	1.0 U.L.
$MR_1, MR_2$	Master Reset (Clear) Inputs	0.5 U.L.	0.25 U.L.
$MS_1$ , $MS_2$	Master Set (Preset-9, LS290) Inputs	0.5 U.L.	0.25 U.L.
$a_0$	Output from ÷2 Section (Notes b & c)	10 U.L.	5(2.5) U.L.
$Q_1, Q_2, Q_3$	Outputs from ÷5 & ÷8 Sections (Note b)	10 U.L.	5(2.5) U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c. The  $\Omega_0$  Outputs are guaranteed to drive the full fan-out plus the  $\overline{\text{CP}}_1$  Input of the device.



5



FUNCTIONAL DESCRIPTION — The LS290 and LS293 are 4-bit ripple type Decade, and 4-Bit Binary counters respectively. Each device consists of four master/slave flip-flops which are internally connected to provide a divide-by-two section and a divide-by-five (LS290) or divide-by-eight (LS293) section. Each section has a separate clock input which initiates state changes of the counter on the HIGH-to-LOW clock transition. State changes of the Q outputs do not occur simultaneously because of internal ripple delays. Therefore, decoded output signals are subject to decoding spikes and should not be used for clocks or strobes. The Q<sub>0</sub> output of each device is designed and specified to drive the rated fan-out plus the  $\overline{\text{CP}}_1$  input of the device.

A gated AND asynchronous Master Reset ( $MR_1 \cdot MR_2$ ) is provided on both counters which overrides the clocks and resets (clears) all the flip-flops. A gated AND asynchronous Master Set ( $MS_1 \cdot MS_2$ ) is provided on the LS290 which overrides the clocks and the MR inputs and sets the outputs to nine (HLLH).

Since the output from the divide-by-two section is not internally connected to the succeeding stages, the devices may be operated in various counting modes:

#### LS290

- A. BCD Decade (8421) Counter the  $\overline{\text{CP}}_1$  input must be externally connected to the  $Q_0$  output. The  $\overline{\text{CP}}_0$  input receives the incoming count and a BCD count sequence is produced.
- B. Symmetrical Bi-quinary Divide-By-Ten Counter The Q<sub>3</sub> output must be externally connected to the CP<sub>0</sub> input. The input count is then applied to the CP<sub>1</sub> input and a divide-by-ten square wave is obtained at output Q<sub>0</sub>.
- C. Divide-By-Two and Divide-By-Five Counter No external interconnections are required. The first flip-flop is used as a binary element for the divide-by-two function ( $\overline{\mathsf{CP}}_0$  as the input and  $\mathsf{Q}_0$  as the output). The  $\overline{\mathsf{CP}}_1$  input is used to obtain binary divide-by-five operation at the  $\mathsf{Q}_3$  output.

#### LS293

- A. 4-Bit Ripple Counter The output  $Q_0$  must be externally connected to input  $\overline{CP}_1$ . The input count pulses are applied to input  $\overline{CP}_0$ . Simultaneous division of 2, 4, 8, and 16 are performed at the  $Q_0$ ,  $Q_1$ ,  $Q_2$ , and  $Q_3$  outputs as shown in the truth table.
- B. 3-Bit Ripple Counter The input count pulses are applied to input  $\overline{\text{CP}}_1$ . Simultaneous frequency divisions of 2, 4, and 8 are available at the  $Q_1$ ,  $Q_2$ , and  $Q_3$  outputs. Independent use of the first flip-flop is available if the reset function coincides with reset of the 3-bit ripple-through counter.

#### LS290 MODE SELECTION

	20200 111002 02220 11011								
RI	ESET/SI	ET INPL		OUT	PUTS				
MR <sub>1</sub>	MR <sub>2</sub>	MS <sub>1</sub>	MS <sub>2</sub>	$a_0$	Ω <sub>1</sub>	02	$\sigma^3$		
Н	Н	L	X	L	L	L	L		
Н	н	X	L	L	L	L	L		
X	X	Н	Н	Н	L	L	Н		
L	Х	L	X		Co	unt			
X	L	Х	L	Count					
L	×	X	L	Count					
X	L	L	Х	1	Co	unt			

#### LS293 MODE SELECTION

	SET UTS	OUTPUTS					
MR <sub>1</sub>	MR <sub>2</sub>	$\Omega_0$ $\Omega_1$ $\Omega_2$ $\Omega_3$					
Н	Н	L	L	L	L		
L	н	Count					
Н	L	Count					
L	L		Cou	ınt			

LS290 BCD COUNT SEQUENCE

COUNT		OUT	PUT	
COONT	$\alpha_0$	α <sub>1</sub>	$Q_2$	α3
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	Ļ	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н

NOTE: Output Q<sub>0</sub> is connected to Input CP<sub>1</sub> for BCD count.

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

TRUTH TABLE

COUNT		OUT	PUT	
COON	$\sigma_0$	$Q_1$	$Q_2$	$\sigma^3$
0	L	L	L	٦
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	н
12	L	L	Н	Н
13	Н	L	Н	H
14	L	Н	Н	Н
15	Η	Н	Н	Н

Note: Output  $\mathbf{Q}_0$  connected to input  $\mathbf{CP}_1$ .



### 5

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ГОН	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST	ONDITIONS
STIVIBUL	PARAMETER	MIN TYP MAX ONTS		TEST CONDITIONS				
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7	.,		ut LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub>	= _ 18 mA
Voн	Output HIGH Voltage	54	2.5	3.5		٧	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>II</sub> or V <sub>IL</sub> per Truth Table	
VUH	Output man voltage	74	2.7	3.5		V		
.,		54,74		0.25	0.4	٧	$ \begin{array}{ c c c c c }\hline I_{OL} = 4.0 \text{ mA} \\ \hline I_{OL} = 8.0 \text{ mA} \\ \hline \end{array} \begin{array}{ c c c c }\hline V_{CC} = V_{CC} \text{ MIN,} \\ \hline V_{IN} = V_{IL} \text{ or } V_{IH} \\ \text{per Truth Table} \\ \hline \end{array} $	
VOL	Output LOW Voltage	74		0.35	0.5	V		
		·			20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 \text{ V}$	
ıH .	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_I$	N = 7.0 V
liL .	Input LOW Current MS, MR CP0 CP1 (LS290) CP1 (LS293)				-0.4 -2.4 -3.2 -1.6	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				15	mA	V <sub>CC</sub> = MAX	


AC CHARACTERISTI	<b>CS:</b> T <sub>A</sub> = 25°C. \	$V_{CC} = 5.0 V. C$	ı = 15 pF

				LIM				
SYMBOL	PARAMETER	LS290			LS293			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
fMAX	CPO Input Clock Frequency	32			32			MHz
fMAX	CP <sub>1</sub> Input Clock Frequency	16			16			MHz
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CPO Input to QO Output		10 12	16 18		10 12	16 18	ns
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>0</sub> Input to Q <sub>3</sub> Output		32 34	48 50		46 46	70 70	ns
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> Input to Q <sub>1</sub> Output		10 14	16 21		10 14	16 21	ns
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> Input to Q <sub>2</sub> Output		21 23	32 35		21 23	32 35	ns
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> Input to Q <sub>3</sub> Output		21 23	32 35		34 34	51 51	ns
<sup>t</sup> PHL	MS Input to Q <sub>0</sub> and Q <sub>3</sub> Outputs		20	30				ns
<sup>t</sup> PHL	MS Input to Q <sub>1</sub> and Q <sub>2</sub> Outputs		26	40				ns
<sup>t</sup> PHL	MR Input to Any Output		26	40		26	40	ns


#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

				UNITS		
SYMBOL	PARAMETER	LS290			LS293	
		MIN	MAX	MIN	MAX	
tW	CPO Pulse Width	15		15		ns
tW	CP₁ Pulse Width	30		30		ns
tW	MS Pulse Width	15				ns
tW.	MR Pulse Width	15		15		ns
t <sub>rec</sub>	Recovery Time MR to CP	25		25		ns

RECOVERY TIME ( $t_{rec}$ ) is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH-to-LOW in order to recognize and transfer HIGH data to the Q outputs.



<sup>\*</sup>The number of Clock Pulses required between the tpHL and tpLH measurements can be determined from the appropriate Truth Tables.



**DESCRIPTION** — The SN74LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes, and independent 3-state output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfers and shifting occur synchronous with the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO). Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion.

The LS295A is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- NEGATIVE EDGE-TRIGGERED CLOCK INPUT
- PARALLEL ENABLE MODE CONTROL INPUT
- 3-STATE BUSSABLE OUTPUT BUFFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES	3	LOADING	(Note a)
		HIGH	LOW
PE	Parallel Enable Input	0.5 U.L.	0.25 U.L.
$D_{S}$	Serial Data Input	0.5 U.L.	0.25 U.L.
Po-P3	Parallel Data Input	0.5 U.L.	0.25 U.L.
E <sub>O</sub> CP	Output Enable Input	0.5 U.L.	0.25 U.L.
CP	Clock Pulse (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.
σ0—σ3	3-State Outputs	10 U.L.	5 U.L.

Po

NOTE:


LOGIC DIAGRAM

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

## **SN74LS295A**

# 4-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



13

12

(1)

 $FUNCTIONAL \ DESCRIPTION \ -- The \ LS295A \ is \ a \ 4-Bit \ Shift \ Register with serial and parallel \ synchronous operating modes. It has a Serial Data (DS) and four Parallel Data (PO-P3) inputs and four parallel 3-State output buffers (QO-Q3). When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data Inputs (PO-P3) into the register synchronous with the HIGH to LOW transition of the Clock (CP). When the PE is LOW, a HIGH to LOW transition on the clock transfers the serial data on the DS input to register QO, and shifts data from QO to Q1, Q1 to Q2 and Q2 to Q3. The input data and parallel enable are fully edge-triggered and must be stable only one set-up time before the HIGH to LOW clock transition.$ 

The 3-State output buffers are controlled by an active HIGH Output Enable input (E $_0$ ). When the E $_0$  is HIGH, the four register outputs appear at the Q $_0$ —Q $_3$  outputs. When E $_0$  is LOW, the outputs are forced to a high impedance "off" state. The 3-State output buffers are completely independent of the register operation, i.e., the input transitions on the E $_0$  input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-State devices whose outputs are tied together are designed so there is no overlap.

#### MODE SELECT - TRUTH TABLE

ODED ATIMO MODE		INP	UTS		OUTPUTS*			
OPERATING MODE	PE	СP	DS	Pn	$\sigma^0$	$a_1$	$a_2$	$\sigma^3$
atife Dist.	1	٦	1	×	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>
Shift Right	1	L	h	×	н	$q_0$	91	$q_2$
Parallel Load	h	٦	×	Pn	P <sub>O</sub>	P <sub>1</sub>	P <sub>2</sub>	p <sub>3</sub>

<sup>\*</sup>The indicated data appears at the Q outputs when  $E_Q$  is HIGH. When  $E_Q$  is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance "off" state.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	4.75	5.0	5.25	V
TA	Operating Ambient Temperature Range	0	25	70	°C
ЮН	Output Current — High			-0.4	mA
loL	Output Current — Low			8.0	mA

<sup>=</sup> LOW Voltage Levels

H = HIGH Voltage Levels

X = Don't Care

 $p_n(q_n)$  = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS		UNITS	TEST COMPLETIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs	
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = −18 mA	
Vон	Output HIGH Voltage	2.7	3.5		V	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	
			0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
lozh	Output Off Current HIGH			20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$	
IOZL	Output Off Current LOW			-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$	
lн	Input HIGH Current			20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
'IN	input man current			0.1	mA	$V_{CC} = MAX, V_{1N} = 7.0 V$	
lլ <u>լ</u>	Input LOW Current			-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
los	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX	
	Power Supply Current					V <sub>CC</sub> = MAX, E <sub>O</sub> = 4.5 V, $\overline{\text{CP}}$ momentary 3.0 V, then GND	
lcc	Total, Output HIGH		<u> </u>	29	mA	$V_{CC} = MAX, E_{CC} = GND, \overline{CP} = GND$	
	Total, Output LOW			33	] '''`	TO THE STATE OF TH	

AC CHARACTERISTICS:  $T_A = 25^{\circ}C$ 

CVAADOL	DADAMETER		LIMITS			TEST COMPLETIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	30	45		MHz	
tPLH tPHL	Propagation Delay Clock to Output		14 19	20 30	ns	0 - 15 - 5
tPZH	Output Enable Time to HIGH LEVEL		18	26	ns	$C_L = 15 \text{ pF}$ $V_{CC} = 5.0 \text{ V}$
tpZL	Output Enable Time to LOW Level		20	30	ns	
<sup>t</sup> PLZ	Output Disable Time from LOW Level		13	20	ns	C. = 50 °C
tPHZ	Output Disable Time from HIGH Level		13	20	ns	C <sub>L</sub> = 5.0 pF

#### AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAROL	DADAMETED		LIMITS		LINUTC	TEST CONDITIONS	
SYMBOL	SYMBOL PARAMETER	MIN	TYP	MAX	UNITS		
tw	Clock Pulse Width	16			ns	V - 5.0V	
t <sub>S</sub>	Data Setup Time	20			ns	$V_{CC} = 5.0 V$ $C_L = 15 pF$	
th	Data Hold Time	0			ns		


#### **DEFINITION OF TERMS:**

SETUP TIME  $(t_S)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

 $HOLD\,TIME\,(t_h)-is\,defined\,as\,the\,minimum\,time\,following\,the\,clock\,transition\,from\,HIGH\,to\,LOW\,that\,the\,logic\,level\,must\,be\,maintained\,at\,the\,input\,in\,order\,to\,ensure\,continued\,recognition.\,A\,negative\,HOLD\,TIME\,indicates\,that\,the\,correct\,logic\,level\,may\,be\,released\,prior\,to\,the\,clock\,transition\,from\,HIGH\,to\,LOW\,and\,still\,be\,recognized.$ 


#### **AC WAVEFORMS**

The shaded areas indicate when the input is permitted to change for predictable output performance.



\*The Data Input is DS for PE = LOW and Pn for PE = HIGH.

Fig. 1



**DESCRIPTION** — The SN54LS/74LS298 is a Quad 2-Port Register. It is the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources.) The selected data is transferred to the output register synchronous with the HIGH to LOW transition of the Clock input.

The LS298 is fabricated with the Schottky barrier process for high speed and is completely compatible with all Motorola TTL families.

- SELECT FROM TWO DATA SOURCES
- FULLY EDGE-TRIGGERED OPERATION
- TYPICAL POWER DISSIPATION OF 65 mW
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

# **SN54LS298 SN74LS298**

## QUAD 2-INPUT MULTIPLEXER WITH STORAGE


LOW POWER SCHOTTKY


PIN NAMES	}	LOADING	LOADING (Note a)			
		HIGH	LOW			
S	Common Select Input	0.5 U.L.	0.25 U.L.			
СP	Clock (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.			
lOalOd	Data Inputs From Source 0	0.5 U.L.	0.25 U.L.			
l <sub>1a</sub> —l <sub>1d</sub>	Data Inputs From Source 1	0.5 U.L.	0.25 U.L.			
$Q_a - Q_d$	Register Outputs (Note b)	10 U.L.	5(2.5) U.L.			

#### NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.






LOGIC SYMBOL

V<sub>CC</sub> = Pin 16 GND = Pin 8

#### CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

5

5

FUNCTIONAL DESCRIPTION — The LS298 is a high speed Quad 2-Port Register. It selects four bits of data from two sources (ports) under the control of a Common Select Input ( $\underline{S}$ ). The selected data is transferred to the 4-bit output register synchronous with the HIGH to LOW transition of the Clock input ( $\overline{CP}$ ). The 4-bit output register is fully edge-triggered. The Data inputs (I) and Select input (S) must be stable only one setup time prior to the HIGH to LOW transition of the clock for predictable operation.

## TRUTH TABLE

	INPUTS					
S	10	l <sub>1</sub>	Q			
1	1	Х	L			
ı	h	Х	Н			
h	X	1	L			
h	X	h	Н			

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW Voltage Level one setup time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one setup time prior to the HIGH to LOW clock transition.

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74		1	-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMADOL	DADAMETE	,		LIMITS		LIMITO	TEST COMPITIONS		
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage	2.0			V	Guaranteed In All Inputs	put HIGH Voltage for		
.,		54			0.7	.,	1	put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
V <sub>IK</sub>	Input Clamp Diode Voltag	ge		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
V <sub>OH</sub>	Output HIGH Voltage	54	2.5	3.5		V		$_{OH} = MAX, V_{IN} = V_{IH}$	
		74	2.7	3.5		V	or V <sub>IL</sub> per Trut	h Table	
.,		54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	$V_{CC} = MAX, V$	1N = 2.7 V	
lін	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 7.0 V	
l <sub>L</sub>	Input LOW Current			-0.4	mA	V <sub>CC</sub> = MAX, V	/IN = 0.4 V		
los	Short Circuit Current	-20	,	-100	mA	V <sub>CC</sub> = MAX			
lcc	Power Supply Current				21	mA	V <sub>CC</sub> = MAX		

# AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMPOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH	tPLH Propagation Delay,		18	27	ns	V <sub>CC</sub> = 5.0 V	
t <sub>PHL</sub>	Clock to Output		21	32	ns	C <sub>L</sub> = 15 pF	

# AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$


SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS	
	PANAIVIETEN	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Clock Pulse Width	20			ns	_	
t <sub>S</sub>	Data Setup Time				ns	V	
t <sub>S</sub>	Select Setup Time	25			ns	$V_{CC} = 5.0 \text{ V}$	
th	Data Hold Time	5.0			ns		
th	Select Hold Time	0					

## **DEFINITIONS OF TERMS:**

SETUP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

## **AC WAVEFORMS**






Fig. 2

\*The shaded areas indicate when the input is permitted to change for predictable output performance.

Fig. 1



DESCRIPTION — The SN54LS/74LS299 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data.

The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Separate outputs are provided for flip-flops QO and Q7 to allow easy cascading. A separate active LOW Master Reset is used to reset the register.

- **○** COMMON I/O FOR REDUCED PIN COUNT
- FOUR OPERATION MODES: SHIFT LEFT, SHIFT RIGHT, LOAD AND STORE
- SEPARATE SHIFT RIGHT SERIAL INPUT AND SHIFT LEFT SERIAL INPUT FOR EASY CASCADING
- 3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION **EFFECTS**

# SN54LS299 SN74LS299


# 8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY


PIN NAMES		LOADING (Note a)			
		HIGH	LOW		
CP	Clock Pulse (active positive-going edge)				
	Input	0.5 U.L.	0.25 U.L.		
DS <sub>0</sub>	Serial Data Input for Right Shift	0.5 U.L.	0.25 U.L.		
DS <sub>7</sub>	Serial Data Input for Left Shift	0.5 U.L.	0.25 U.L.		
I/On	Parallel Data Input or	0.5 U.L.	0.25 U.L.		
1/On	Parallel Output (3-State) (Note c)	65(25) U.L.	15(7.5) U.L.		
OE <sub>1</sub> , OE <sub>2</sub>	3-State Output Enable (active LOW) Inputs	0.5 U.L.	0.25 U.L.		
Q <sub>0</sub> , Q <sub>7</sub>	Serial Outputs (Note b)	10 U.L.	5(2.5) U.L.		
MR	Asynchronous Master Reset				
	(active LOW) Input	0.5 U.L.	0.25 U.L.		
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs	1 U.L.	0.5 U.L.		

# NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
- c. The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74), The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.



the Dual In-Line Package.



# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAM	ETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temper	ature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	Ω <sub>0</sub> , Ω <sub>7</sub>	54,74			-0.4	mA
lOL	Output Current — Low	Q <sub>0</sub> , Q <sub>7</sub> Q <sub>0</sub> , Q <sub>7</sub>	54 74			4.0 8.0	mA
lон	Output Current — High	I/0 <sub>0</sub> —I/0 <sub>7</sub> I/0 <sub>0</sub> —I/0 <sub>7</sub>	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	1/0 <sub>0</sub> —1/0 <sub>7</sub> 1/0 <sub>0</sub> —1/0 <sub>7</sub>	54 74			12 24	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETE	-D	LIMITS			UNITS	TEST CONDITIONS	
3 I IVIBUL	PARAMETE	.n	MIN	TYP	MAX	UNITS	lesi	COMPITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
\/	Input LOW Voltage	54			0.7	V		put LOW Voltage for
VIL	input LOVV Voltage	74			0.8	v	All Inputs	
V <sub>IK</sub>	Input Clamp Diode Volta	age		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>I</sub>	N = -18 mA
⁄он	Output HIGH Voltage	54	2.4	3.2		V	$V_{CC} = MIN, I_C$	ы = MAX
	1/00-1/07	74	2.4	3.1		V		
⁄он	Output HIGH Voltage	54	2.5	3.4		v	$V_{CC} = MIN, I_{CC}$	NAAY
	Q <sub>0</sub> , Q <sub>7</sub>	74	2.7	3.4		٧	7 400 - 141114, 10	)H — MAX
	Output LOW Voltage	54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$
VOL	1/00—1/07	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
	Output LOW Voltage L Q <sub>0</sub> —Q <sub>7</sub>	54,74			0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$
VOL		74			0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
lozh	Output Off Current HIG	Н			40	μΑ	V <sub>CC</sub> = MAX, V	OUT = 2.4 V
lozL	Output Off Current LOV I/O <sub>0</sub> —I/O <sub>7</sub>	V			-400	μΑ	V <sub>CC</sub> = MAX, V	OUT = 0.4 V
		Others			20	μΑ		
liн	Input HIGH Current	S <sub>0</sub> , S <sub>1</sub> , I/O <sub>0</sub> —I/O <sub>7</sub>			40	μΑ	V <sub>CC</sub> = MAX, \	$I_{1N} = 2.7 \text{ V}$
-1111	, mparting management	Others			0.1	mA	$V_{CC} = MAX, V$	/ini = 7 0 V
		s <sub>0</sub> , s <sub>1</sub>			0.2	mA	1.00 1.00	
		1/00-1/07			0.1	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 5.5 V
I <sub>I</sub> L	Input LOW Current	Others			-0.4	mA	$V_{CC} = MAX_{i} $	/ini = 0.4 V
1L		S <sub>0</sub> , S <sub>1</sub>			-0.8	mA		
los	Short Circuit Current	Q <sub>0</sub> , Q <sub>7</sub>	-20		-100	mA	$V_{CC} = MAX$	
		1/00—1/07	-30		-130	mA	$V_{CC} = MAX$	
lcc	Power Supply Current				53	mA	$V_{CC} = MAX$	

# 5

## **FUNCTION TABLE**

			INPL	JTS	RESPONSE			
MR	S <sub>1</sub>	So	ŌĒ1	ŌĒ2	СР	DS <sub>0</sub>	DS <sub>7</sub>	
L	Х	Х	Н	Х	Х	х	Х	Asymphysica Boosty O O LOW
L	х	х	Х	Н	Х	×	x	Asynchronous Reset; Q <sub>0</sub> = Q <sub>7</sub> = LOW
L	н	н	х	×	x	х	×	I/O Voltage Undetermined
L	L	X	L	L	Х	Х	Х	Asynchronous Reset; Q <sub>0</sub> = Q <sub>7</sub> = LOW
L	×	L	L	L	x	×	×	I/O Voltage LOW
Н	L	Н	Х	X	7	D	Х	Shift Right; D→Q <sub>0</sub> ; Q <sub>0</sub> →Q <sub>1</sub> ; etc.
н	L	н	L	L		D	x	Shift Right; D→Q <sub>0</sub> & I/O <sub>0</sub> ; Q <sub>0</sub> →Q <sub>1</sub> & I/O <sub>1</sub> ; etc.
Н	Н	L	×	, <b>X</b>	7	×	D	Shift Left; D→Q <sub>7</sub> ; Q <sub>7</sub> →Q <sub>6</sub> ; etc.
н	н	L	L	L		×	D	Shift Left; D→Q <sub>7</sub> & I/O <sub>7</sub> ; Q <sub>7</sub> →Q <sub>6</sub> & I/O <sub>6</sub> ; etc.
Н	Н	Н	Х	X		X	X	Parallel Load; I/O <sub>n</sub> →Q <sub>n</sub>
Н	L	L	Н	Х	X	X	X	Hold: I/O Voltage undetermined
н	L	L	х	н	x	×	×	Hold: I/O Voltage undetermined
Н	L	L	L	L	Х	Х	Х	Hold: I/O <sub>n</sub> = Q <sub>n</sub>

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


AC CHARACTERISTICS:  $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ 


CVMAROL	BARAMETER		LIMITS			TECT COMPITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	25	35		MHz		
<sup>t</sup> PHL <sup>t</sup> PLH	Propagation Delay, Clock to Q <sub>0</sub> or Q <sub>7</sub>		26 22	39 33	ns	C <sub>1</sub> = 15 pF	
<sup>t</sup> PHL	Propagation Delay, Clear to Q <sub>0</sub> or Q <sub>7</sub>		27	40	ns	الم ما	
<sup>t</sup> PHL <sup>t</sup> PLH	Propagation Delay, Clock to I/O <sub>0</sub> — I/O <sub>7</sub>		26 17	39 25	ns	$C_1 = 45  pF$	
<sup>t</sup> PHL	Propagation Delay, Clear to I/O <sub>0</sub> — I/O <sub>7</sub>		26	40	ns	$R_{\rm I} = 667  \Omega$	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		13 19	21 30	ns	III_ 007 12	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		10 10	15 15	ns	$C_L = 5.0  pF$	


AC SETUP REQUIREMENTS:  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5.0 \text{ V}$ 

0.44001	DADAMETER		LIMITS			TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Clock Pulse Width HIGH	25			ns		
tw	Clock Pulse Width LOW	15			ns		
tw	Clear Pulse Width LOW	20			ns		
t <sub>S</sub>	Data Setup Time	20			ns	V <sub>CC</sub> = 5.0 V	
t <sub>S</sub>	Select Setup Time	35			ns	VCC = 3.0 V	
th	Data Hold Time	0			ns		
th	Select Hold Time	10			ns		
t <sub>rec</sub>	Recovery Time	20			ns		

# 3 - STATE WAVEFORMS











Fig. 3

# AC LOAD CIRCUIT



SWITCH POSITIONS SYMBOL SW1 SW2 tPZH Open Closed Closed Open <sup>t</sup>PZL Closed Closed <sup>t</sup>PLZ Closed

Closed

<sup>t</sup>PHZ

Fig. 5




**DESCRIPTION** — These 8-bit shift registers have multiplexed input/output data ports to accomplish full 8-bit data handling in a single 20-pin package. Serial data may enter the shift-right register through either D0 or D1 inputs as selected by the data select pin. A serial output is also provided. Synchronous parallel loading is achieved by taking the register enable and the  $S/\bar{P}$  inputs low. This places the three-state input/output ports in the data input mode. Data is entered on the low-to-high clock transition. The data extend function repeats the sign in the QA flip-flop during shifting. An overriding clear input clears the internal registers when taken low whether the outputs are enabled or off. The output enable does not affect synchronous operation of the register.


- MULTIPLEXED INPUTS/OUTPUTS PROVIDE IMPROVED BIT DENSITY
- **o** SIGN EXTEND FUNCTION
- O DIRECT OVERRIDING CLEAR
- O 3-STATE OUTPUTS DRIVE BUS LINES DIRECTLY

# SN54LS322A SN74LS322A

# 8-BIT SHIFT REGISTERS WITH SIGN EXTEND

LOW POWER SCHOTTKY





## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAM	ETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temper	ature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	QH'	54,74			-0.4	mA
lOL	Output Current — Low	QH' QH'	54 74			4.0 8.0	mA
ЮН	Output Current — High	Q <sub>A</sub> —Q <sub>H</sub> Q <sub>A</sub> —Q <sub>H</sub>	54 74			-1.0 -2.6	mA
lor	Output Current — Low	Qд—QH Qд—QH	54 74			12 24	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/14001	0.0			LIMITS		LINUTO	TEST CONDITIONS		
SYMBOL	PARAMET	EK	MIN	TYP	MAX	UNITS	IESI	CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
\ /·		54			0.7	V		put LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Vol	tage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, III	<sub>N</sub> = −18 mA	
⁄он	Output HIGH Voltage 54		2.4	3.2		V	$V_{CC} = MIN, I_C$	H = MAX	
	Q <sub>A</sub> -Q <sub>H</sub>	74	2.4	3.2		V			
⁄он	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{C}$	nµ = MAX	
	QH'	74	2.7	3.4		V	TCC WINN, IOH III W		
	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$		
V <sub>OL</sub>	QA-QH	74		0.35	0.5	V			
	Output LOW Voltage	54,74			0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub> MII		
V <sub>OL</sub>	QH'	74			0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
<sup>I</sup> OZH	Output Off Current HIG Q <sub>A</sub> -Q <sub>H</sub>			40	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>OUT</sub> = 2.4 V		
<sup>l</sup> ozL	Output Off Current LO QA-QH	tput Off Current LOW			-400	μΑ	V <sub>CC</sub> = MAX, V	OUT = 0.4 V	
		Other			20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$		
		A-H, Data Select			40	μΑ			
Ιн	Input HIGH Current	Sign Extend			60	μΑ	7		
		Other			0.1	mA			
		Data Select			0.2	mA	$V_{CC} = MAX, V$	$I_{1N} = 7.0 \text{ V}$	
		Sign Extend			0.3	mA			
		A-H			0.1	mA	$V_{CC} = MAX, V$	/ <sub>IN</sub> = 5.5 V	
		Other			-0.4	mA			
l <sub>IL</sub>	Input LOW Current	Data Select			-0.8	mA	$V_{CC} = MAX, V$	$I_{1N} = 0.4 \text{ V}$	
		Sign Extend			-1.2	mA			
los	Short Circuit Current	QH'	-20		-100	mA	V <sub>CC</sub> = MAX		
.03	S. S. Concan Carrent	Q <sub>A</sub> -Q <sub>H</sub>	-30		-130	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				60	mA	V <sub>CC</sub> = MAX		

#### FUNCTION TABLE

					1	VPUTS/	OUTPUT	S				
OPERATION	CLEAR	REGISTER ENABLE	S/P	SIGN EXTEND	DATA SELECT	OUTPUT ENABLE	CLOCK	A/QA	B/QB	c/ac.		OUTPUT
Clear	L	Н	Х	X	X	L	X	L	L	L	L	٦
Crear	L	x	H	×	x	L	x	L	L	L	L	L
Hold	Н	Н	X	×	X	L	×	Q <sub>A</sub> 0	Q <sub>B0</sub>	QC0	QH0	QH0
Shift Right	Н	L	H	Н	L	L	1	D0	QAn	QBn	QGn	QGn
Jiiiit riigiit	Н	L	Н	н	Н	L	<b>↑</b>	D1	$Q_{An}$	QBn	$Q_{Gn}$	$Q_{Gn}$
Sign Extend	Н	L	I		Х	L	<b>↑</b>	$Q_{An}$	Q <sub>An</sub>	QBn	$Q_{Gn}$	$Q_{Gn}$
Load	Н	L	L	Х	X	X	1	a	b	С	h	h

When the output enable is high, the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected. If both the register enable input and the S/F input are low while the clear input is low, the register is cleared while the eight input/output terminals are disabled to the high-impedance state.

- H = high level (steady state)
- L = low level (steady state)
- X = irrelevant (any input, including transitions)
- 1 = transition from low to high level
- Q<sub>A</sub>0 . . . Q<sub>H</sub>0 = the level of Q<sub>A</sub> through Q<sub>H</sub>, respectively, before the indicated steady-state conditions were established Q<sub>A</sub>n . . . Q<sub>H</sub>n = the level of Q<sub>A</sub> through Q<sub>H</sub>, respectively, before the most recent ↑ transition of the clock D0, D1 = the level of steady-state inputs at inputs D0 and D1 respectively
- a . . . h = the level of steady-state inputs at inputs A through H respectively

#### AC CHARACTERISTICS: $T_{\Delta} = 25^{\circ}C$ , $V_{CC} = 5.0 \text{ V}$

CVAADOL	DARAMETER		LIMITS		LINUTC	TEST COMPITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
fMAX	Maximum Clock Frequency	25	35		MHz			
<sup>t</sup> PHL <sup>t</sup> PLH	Propagation Delay, Clock to QH'		26 22	35 33	ns	C <sub>L</sub> = 15 pF		
<sup>†</sup> PHL	Propagation Delay, Clear to QH'		27	35	ns			
tPHL tPLH	Propagation Delay, Clock to QA-QH		22 16	33 25	ns			
<sup>†</sup> PHL	Propagation Delay, Clear to Q <sub>A</sub> -Q <sub>H</sub>		22	35	ns	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$		
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		15 15	35 35	ns	_		
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		15 15	25 25	ns	C <sub>L</sub> = 5.0 pF		

# **AC SETUP REQUIREMENTS:** $T_A = 25$ °C, $V_{CC} = 5.0$ V

CVMDOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width HIGH	25			ns			
tw	Clock Pulse Width LOW	15			ns			
tW	Clear Pulse Width LOW	20			ns			
t <sub>S</sub>	Data Setup Time	20			ns	V = 50V		
ts	Select Setup Time	15			ns	V <sub>CC</sub> = 5.0 V		
th	Data Hold Time	0			ns			
th	Select Hold Time	10			ns			
t <sub>rec</sub>	Recovery Time	20			ns			

#### **DEFINITION OF TERMS:**

 $\textbf{SETUP TIME} \ \ \textbf{t}_{S} \ \ \text{is defined as the minimum time required for the correct logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at the logic input prior to the logic level to be present at t$ clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME th is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

 $RECOVERY\, TIME\,\, t_{reC}\,\, is \, defined\, as\, the\, minimum\, time\, required\, between\, the\, end\, of\, the\, reset\, pulse\, and\, the\, clock\, transition\, from\, the\, transition\, from\, the\, transition\, from\, the\, transition\, from\, trans$ LOW-to-HIGH in order to recognize and transfer HIGH Data to the Q outputs.



**DESCRIPTION** — The SN54LS/74LS323 is an 8-Bit Universal Shift/Storage Register with 3-state outputs. Its function is similar to the SN54LS/74LS299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate inputs and outputs are provided for flip-flops  $\Omega_0$  and  $\Omega_7$  to allow easy cascading.

Four operation modes are possible: hold (store), shift left, shift right, and parallel load. All modes are activated on the LOW-to-HIGH transition of the Clock.

- COMMON I/O FOR REDUCED PIN COUNT
- FOUR OPERATION MODES: SHIFT LEFT, SHIFT RIGHT, PARALLEL LOAD AND STORE
- SEPARATE CONTINUOUS INPUTS AND OUTPUTS FROM Q<sub>0</sub>
   AND Q<sub>7</sub> ALLOW EASY CASCADING
- FULLY SYNCHRONOUS RESET
- 3-STATE OUTPUTS FOR BUS ORIENTED APPLICATIONS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

PIN NAMES	S	LOADING (Note a)			
		HIGH	LOW		
СР	Clock Pulse (active positive-going edge) Input	0.5 U.L.	0.25 U.L.		
$DS_{O}$	Serial Data Input For Right Shift	0.5 U.L.	0.25 U.L.		
DS7	Serial Data Input For Left Shift	0.5 U.L.	0.25 U.L.		
I/On	Parallel Data Input or	1.0 U.L.	0.5 U.L.		
	Parallel Output (3-State) (Note c)	65(25) U.L.	15(7.5) U.L.		
OE <sub>1</sub> , OE <sub>2</sub>	3-State Output Enable (active LOW)	0.5 U.L.	0.25 U.L.		
	Inputs				
$Q_0, Q_7$	Serial Outputs (Note b)	10 U.L.	5(2.5) U.L.		
S <sub>0</sub> , S <sub>1</sub>	Mode Select Inputs	1 U.L.			
S <sub>0</sub> , S <sub>1</sub> SR	Synchronous Reset (active LOW) Input	0.5 U.L.	0.25 U.L.		

#### NOTES


- a. 1 TTL LOAD =. 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial Temperature Ranges.
- c. The output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial Temperature Ranges.


The output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial Temperature Ranges.

# SN54LS323 SN74LS323

# 8-BIT SHIFT/STORAGE REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY





FUNCTIONAL DESCRIPTION The logic diagram and truth table indicate the functional characteristics of the SN54LS/74LS323 Universal Shift/Storage Register. This device is similar in operation to the SN54LS/74LS299 except for synchronous reset. A partial list of the common features are described below:

- 1. They use eight D-type edge-triggered flip-flops that respond only to the LOW-to-HIGH transition of the Clock (CP). The only timing restriction, therefore, is that the mode control (S<sub>0</sub>, S<sub>1</sub>) and data inputs (DS<sub>0</sub>, DS<sub>7</sub>, I/O<sub>0</sub>-I/O<sub>7</sub>) may be stable at least a setup time prior to the positive transition of the Clock Pulse.
- 2. When  $S_0 = S_1 = 1$ ,  $1/O_0$ - $1/O_7$  are parallel inputs to flip-flops  $Q_0$ - $Q_7$  respectively, and the outputs of  $Q_0$ - $Q_7$  are in the high impedance state regardless of the state of  $\overline{OE}_1$  or  $\overline{OE}_2$ .

An important unique feature of the SN54LS/74LS323 is a fully Synchronous Reset that requires only to be stable at least one setup time prior to the positive transition of the Clock Pulse.

TRUTH	TABLE
-------	-------

							IADEL	
			INPL	JTS				RESPONSE
SR	S <sub>1</sub>	S₀	ŌE <sub>1</sub>	ŌĒ2	СР	DS₀	DS <sub>7</sub>	
L	×	X	Н	×		×	Х	Superhander Broad Co. J. Chill
L	x	X	х	н		x	Х	Synchronous Reset; $Q_0 = Q_7 = LOW$
L	н	н	Х	x		х	Х	I/O voltage undetermined
L	L	X	L	L		Х	Х	Synchronous Reset; Q <sub>0</sub> = Q <sub>7</sub> = LOW
L	х	L	L	L		Х	Х	I/O voltage LOW
Н	L	Н	Х	Х	7	D	Х	Shift Right; D→Q <sub>0</sub> ; Q <sub>0</sub> →Q <sub>1</sub> , etc
Н	L	Н	L	L		D	Х	Shift Right; $D\rightarrow Q_0$ & $I/O_0$ ; $Q_0\rightarrow Q_1$ & $I/O_1$ , etc.
Н	Н	L	Х	X		Х	D	Shift Left; D-Q₁; Q₁-Q6, etc
Н	н	L	L	L		×	D	Shift Left; D→Q <sub>7</sub> & I/O <sub>7</sub> , Q <sub>7</sub> →Q <sub>6</sub> & I/O <sub>6</sub> ; etc
Н	н	Н	X	X	」	X	Х	Parallel Load I/O <sub>n</sub> →Q <sub>n</sub>
Н	L	L	Н	X	X	X	Х	Hold: I/O Voltage Undetermined
Н	L	L	Х	Ħ	X	X	X	Hold; I/O Voltage Undetermined
Н	L	L	L	L	Х	Х	X	Hold, $I/O_n = Q_n$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAM	ETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	\ \ \
TA	Operating Ambient Temperature Range 54 74	-55 0	25 25	125 70	°C		
ГОН	Output Current — High	Ω <sub>0</sub> , Ω <sub>7</sub>	54,74			-0.4	mA
loL	Output Current — Low	Q <sub>0</sub> , Q <sub>7</sub> Q <sub>0</sub> , Q <sub>7</sub>	54 74			4.0 8.0	mA
ГОН	Output Current — High	I/0 <sub>0</sub> —I/0 <sub>7</sub> I/0 <sub>0</sub> —I/0 <sub>7</sub>	54 74			-1.0 -2.6	mA
loL	Output Current — Low	I/0 <sub>0</sub> —I/0 <sub>7</sub> I/0 <sub>0</sub> —I/0 <sub>7</sub>	54 74			12 24	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			LIMITO		T T			
SYMBOL	PARAMETER	1	MIN	LIMITS	MAX	UNITS	TEST	CONDITIONS
ViH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
		54			0.7	.,		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltag	je		-0.65	-1.5	V	V <sub>CC</sub> = MIN, III	<sub>N</sub> = −18 mA
VoH	Output HIGH Voltage	54	2.4	3.2		V	$V_{CC} = MIN, I_C$	nu = MAX
-011	1/00—1/07	74	2.4	3.1		V	1.00	
Voн	Output HIGH Voltage	54	2.5	3.4		V	$V_{CC} = MIN, I_{C}$	NU = MAX
C	Ω <sub>0</sub> ,Ω <sub>7</sub>	74	2.7	3.4		V	1 1000 - 1011114; 10	JH IMOX
	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA}$ $V_{CC} = V_{CC} \text{ MII}$ $V_{IN} = V_{IL} \text{ or } V_{II}$ $V_{IN} = V_{IL} \text{ or } V_{II}$ $V_{IN} = V_{IL} \text{ or } V_{II}$ $V_{IN} = V_{IL} \text{ or } V_{II}$	
V <sub>OL</sub>	1/0 <sub>0</sub> -1/0 <sub>7</sub>	74		0.35	0.5	V		
VOL Output LOW Voltage Q0-Q7		54,74			0.4	V	$I_{OL} = 4.0 \text{ mA}$	V <sub>CC</sub> = V <sub>CC</sub> MIN,
	74			0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
lozh	Output Off Current HIGH I/O <sub>0</sub> -I/O <sub>7</sub>				40	μΑ	V <sub>CC</sub> = MAX, V	OUT = 2.4 V
lozL	Output Off Current LOW I/00-I/07				-400	μΑ	V <sub>CC</sub> = MAX, V	OUT = 0.4 V
		Others			20	μΑ		
I <sub>I</sub> н	Input HIGH Current	S <sub>0</sub> , S <sub>1</sub> , I/O <sub>0</sub> -I/O <sub>7</sub>			40	μΑ	$V_{CC} = MAX, V$	$I_{1N} = 2.7 \text{ V}$
111		Others			0.1	mA	V <sub>CC</sub> = MAX, \	/IN = 7 0 V
		S <sub>0</sub> , S <sub>1</sub>			0.2	mA	100 1100	
		1/00-1/07			0.1	mA	V <sub>CC</sub> = MAX, \	/IN = 5.5 V
կլ	Input LOW Current	Others			-0.4	mA	V <sub>CC</sub> = MAX, \	/INI = 0.4 V
1L		S <sub>0</sub> , S <sub>1</sub>			-0.8	mA	1 00	11N 5
los	Short Circuit Current	Q <sub>0</sub> , Q <sub>7</sub>	-20		-100	mA	$V_{CC} = MAX$	
		1/00-1/07	-30		-130	mA	$V_{CC} = MAX$	
lcc	Power Supply Current				53	mA	$V_{CC} = MAX$	

# AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMADOL	BARAMETER	1	LIMITS		UNITS	CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS	
fMAX	Maximum Clock Frequency	25	35		MHz		
<sup>t</sup> PHL <sup>t</sup> PLH	Propagation Delay, Clock to Q <sub>0</sub> or Q <sub>7</sub>		26 22	39 33	ns	C <sub>L</sub> = 15 pF	
<sup>t</sup> PHL <sup>t</sup> PLH	Propagation Delay, Clock to I/O <sub>0</sub> -I/O <sub>7</sub>		25 17	39 25	ns	C <sub>L</sub> = 45 pF,	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		14 20	21 30	ns	$R_L = 667 \Omega$	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		10 10	15 15	ns	$C_L = 5.0 pF$	

# AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAADOL	PARAMETER		LIMITS		UNITS	TECT COMPLETIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tW .	Clock Pulse Width HIGH	25			ns	
tW	Clock Pulse Width LOW	15			ns	
tw	Clear Pulse Width LOW	20			ns	
ts	Data Setup Time	20			ns	V <sub>CC</sub> = 5.0 V
t <sub>S</sub>	Select Setup Time	35			ns	VCC = 5.0 V
th	Data Hold Time	0			ns	
th	Select Hold Time	10			ns	
t <sub>rec</sub>	Recovery Time	20			ns	

## 3 - STATE WAVEFORMS






Fig. 1











Fig. 4

# AC LOAD CIRCUIT



\*Includes Jig and Probe Capacitance

SWITCH POSITIONS

SYMBOL	SW1	SW2		
<sup>t</sup> PZH	Open	Closed		
tPZL	Closed	Open		
tPLZ	Closed	Closed		
<sup>t</sup> PHZ	Closed	Closed		



# MOTOROLA

**DESCRIPTION** — 1The SN54LS/74LS348 and the SN54LS/74LS848 are eight input priority encoders which provide the 8-line to 3-line function.

The outputs(AO-A2) and inputs (O-7) are active low. The active low input which has the highest priority (input 7 has the highest) is represented on the outputs (output AO is the lowest bit). An example would be if inputs 1, 2 and 4 were low, then a binary 4 would be represented on the outputs.

The GS (Group Signal) output is active low when any of the inputs are low. It serves to indicate when any of the inputs are active.

A0, A1 and A2 are three-state outputs. This allows for up to 64 line expansion without the need for special external circuitry.

A logical one on the Enable Input (EI) forces AO, A1 and A2 to the disabled state and outputs GS and EO to the high state. A high on all data inputs (0-7) together with a low on the EI input disables outputs AO, A1, and A2 and forces output GS to the high state and output EO to the low state.

Use of the El input in conjunction with the EO output provides for the capability of having priority encoding of n input signals.

The LS848 has special internal circuitry providing for a greatly reduced negative going glitch on the GS (Group Signal) output and on a reduced tendency for the AO, A1 and A2 outputs to become momentarily enabled. Both of these occurrences happen when the El input goes from a logical one to a logical zero and all data inputs (O-7) are held at logical ones. The internal glitch reduction circuitry does add an additional fan-in of one on all data inputs (compared to that of the LS348).

#### **FUNCTION TABLE**

	INPUTS									οu	TPU	TS	
ΕI	0	1	2	3	4	5	6	7	A2	Α1	ΑO	GS	ΕO
н	x	X	х	х	х	х	х	Х	z	Z	Z	Н	н
L	н	Н	Н	н	Н	н	н	н	z	Z	Z	н	L
L	Ιx	Х	Χ	Х	Х	Х	Х	L	L	L	L	L	Н
L	x	Х	Х	Х	Х	Х	L	н	L	L	Н	L	Н
L	X	Х	Χ	Х	Χ	L	Н	н	L	Н	L	L	Н
L	X	Х	Х	Х	L	н	Н	н	L	Н	Н	L	н
L	X	Х	Х	L	Н	н	Н	н	н	L	L	L	н
L	x	Х	L	н	Н	Н	н	н	н	L	Н	L	н
L	X	L	Н	Н	Н	н	Н	н	н	Н	L	L	н
L	L	Н	н	Н	Н	Н	н	Н	н	Н	Н	L	Н

H = high logic level

L = low logic level


X = irrelevant

Z = high impedance state


# SN54LS/74LS348 SN54LS/74LS848

## 8-INPUT PRIORITY ENCODER


LOW POWER SCHOTTKY



#### **BLOCK DIAGRAMS**



SN54LS/74LS348



SN54LS/74LS848

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	-MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High EO, GS	54,74			-0.4	mA
IOH	Output Current — High AO, A1, A2 AO, A1, A2	54 - 74			-1.0 -2.6	mA
lOL	Output Current — Low EO, GS	54 74			.4.0 8.0	mA
lOL	Output Current — Low A0, A1, A2 A0, A1, A2	54 74			12 24	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TECT	CONDITIONS		
STIVIBUL	FANAIVIETEN		MIN	TYP	MAX	UNITS	1531			
⁄ін	Input HIGH Voltage		2.0			v	Guaranteed In All Inputs	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.7			put LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	\ \ \	All Inputs			
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, III	ı = −18 mA		
	Output HIGH Voltage									
	A0, A1, A2	54,74	2.4	3.1		V		$_{H} = MAX, V_{IN} = V_{IH}$		
√он	EO, GS	54	2.5	3.5		V	or V <sub>IL</sub> per Truti	h Table		
	EO, GS	74	2.7	3.5		V				
V	Output I OW Valence	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$		
VOL	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table		
	Input HIGH Current Input 0, El — LS348				20	μΑ				
	Input 0 — LS848			40	μΑ	V - MAY V	071			
	Other — LS348			40	μА	$V_{CC} = MAX, V$	IN = 2.7  V			
IH	Other — LS848			<u> </u>	60	μΑ				
	Input 0, El — LS348				0.1	mA				
	Input 0 — LS848				0.2	mA	V <sub>CC</sub> = MAX, V	(N) = 70 V		
	Other — LS348				0.2	mA	VCC 1417-04, V	IIV 7.0 V		
	Other — LS848				0.3	mA				
	Input LOW Current Input 0, El — LS348				-0.4	mA				
IL	Input 0 LS848				-0.8	mA	$V_{CC} = MAX, V$	/m = 0.4 V		
	Other — LS348				-0.8	mA	ACC - INIAX, A	IN - 0.4 V		
	Other — LS848				-1.2	mA				
os	Short Circuit Current	EO, GS	-20		-120	mA	$V_{CC} = MAX$			
		A0,A1,A2	-30		-130	mA				
СС	Power Supply Current Total, Output HIGH			12	23	mA	$V_{CC} = MAX$ , All inputs and	Outputs Open		
CC	Total, Output LOW			13	25		V <sub>CC</sub> = MAX, Ir All Others Ope	nputs 7, E1 = GND n		

AC CHARACTERISTICS:  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ 

					LS348		l .	LS848			
SYMBOL	FROM (INPUT)	TO (OUTPUT)	WAVEFORM	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	TEST CONDITIONS
tPLH	1 thru 7	A0, A1, or A2	In-Phase		11	17		12	18	ns	C <sub>L</sub> = 45 pF
tPHL		7.0,7.1,0.7.2	output		20	30		20	30	113	OL 40 pi
tPLH	1 thru 7	A0, A1, or A2	Out-of-Phase		23	35		23	35	ns	R <sub>L</sub> = 667 Ω
<sup>t</sup> PHL		710,711,01712	output		23	35		23	35	113	112 007 11
tPZH	El	A0, A1, or A2			25	39		25	39	ns	
tPZL		7.0,7.1,0.7.2			24	41		24	41	113	
tPLH	0 thru 7	EO	Out-of-Phase		11	18		11	18	ns	
t <sub>PHL</sub>			output		26	40		26	40	,,,5	
tPLH	0 thru 7	GS	In-Phase		38	55		38	55	ns	C <sub>I</sub> = 15 pF
tPHL	0 4114 7		output		9.0	21		9.0	21		OL 10 pi
t <sub>PLH</sub>	El	GS	In-Phase		11	17		11	17	ns	$R_1 = 2.0 \text{ k}\Omega$
tPHL			output		14	36		14	36		112 2.0 132
<sup>t</sup> PLH	EI	EO	In-Phase		17	21		17	21	ns	:
tPHL			output		25	40		30	45		
tPHZ	El	A0, A1 or A2			18	27		18	27	ns	C <sub>L</sub> = 5.0 pF
<sup>t</sup> PLZ		,			23	35		23	35		$R_L = 667 \Omega$



**DESCRIPTION** — The SN54LS/74LS352 is a very high-speed Dual 4-Input Multiplexer with Common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The SN54LS/74LS352 is the functional equivalent of the SN54LS/74LS153 except with inverted outputs.

- INVERTED VERSION OF THE SN54LS/74LS153
- SEPARATE ENABLES FOR EACH MULTIPLEXER
- INPUT CLAMP DIODE LIMIT HIGH SPEED TERMINATION EFFECTS

# SN54LS352 SN74LS352

## **DUAL 4-INPUT MULTIPLEXER**


LOW POWER SCHOTTKY


PIN NAM	ES	LOADING (Note a)			
		HIGH	LOW		
S <sub>0</sub> , S <sub>1</sub>	Common Select Inputs	0.5 U.L.	0.25 U.L.		
Ē	Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.		
lo—l1 ₹	Multiplexer Inputs	0.5 U.L.	0.25 U.L.		
Ź	Multiplexer Outputs (note b)	10 U.L.	5(2.5) U.L.		

# NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.


b. The Output LOW drive factor is 2.5 U.L. for Mıllitary (54) and 5 U.L. for Commercial (74) Temperature Ranges.





#### CONNECTION DIAGRAM DIP (TOP VIEW)

GND = Pin 8



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

**FUNCTIONAL DESCRIPTION** — The SN54LS/74LS352 is a Dual 4-Input Multiplexer. It selects two bits of data from up to four sources under the control of the common Select Inputs (S<sub>0</sub>, S<sub>1</sub>). The two 4-input multiplexer circuits have individual active LOW Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) which can be used to strobe the outputs independently. When the Enables ( $\overline{E}_a$ ,  $\overline{E}_b$ ) are HIGH, the corresponding outputs ( $\overline{Z}_a$ ,  $\overline{Z}_b$ ) are forced HIGH.

The logic equations for the outputs are shown below.

$$\begin{split} \overline{Z}_{a} &= \overline{E}_{a} \bullet (I_{\underline{0}a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0}) \\ \overline{Z}_{b} &= \overline{E}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet \overline{S}_{0} + I_{3b} \bullet S_{1} \bullet S_{0}) \end{split}$$

The SN54LS/74LS352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select Inputs. A less obvious application is a function generator. The SN54LS/74LS352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

**TRUTH TABLE** 

SELECT	INPUTS		INF	PUTS (a o	rb)		OUTPUT
s <sub>o</sub>	S <sub>1</sub>	Ē	10	11	l <sub>2</sub>	13	Z
×	×	н	×	×	×	×	Н
L	L	L	L	x	×	×	н
L	L	L	н	×	×	×	L
н	L	L	×	L	×	×	н
н	L	L	×	н	×	×	L
L	Н	L	×	×	L	×	н
L	н	L	x	×	н	×	L
н	Н	L	×	×	×	L	н
н	Н	L	×	x	×	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVAADOL	DADAMETER		1	LIMITS		LINUTC	TEST CONDITIONS			
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS				
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage All Inputs			
		54			0.7	.,		put LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs	All Inputs		
VIK	Input Clamp Diode Voltag	је		-0.65	-1.5	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$			
		54	2.5	3.5		٧		$_{OH} = MAX, V_{IN} = V_{IH}$		
VOH	Output HIGH Voltage	74	2.7	3.5		٧	or VIL per Trut	.h Table		
		54,74		0.25	0.4	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,		
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	$V_{IN} = V_{IL}$ or $V_{IH}$ per Truth Table		
					20	μΑ	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 2.7 V		
ІН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 7.0 V		
I <sub>I</sub> L	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 0.4 V		
los	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX				
lcc	Power Supply Current			10	mA	V <sub>CC</sub> = MAX				

# AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			CONDITIONS		
	PARAIVIETER	MIN	TYP	MAX	UNITS	CONDITIONS		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Output		19 25	29 38	ns	Fig. 1 or 2		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Enable to Output		16 21	24 32	ns	Fig. 2	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 15 \text{ pF}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		13 17	20 26	ns	Fig. 1		

# **AC WAVEFORMS**




Fig. 1




Fig. 2



**DESCRIPTION** — The LSTTL/MSI SN54LS/74LS353 is a Dual 4-Input Multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (E<sub>Q</sub>) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all TTL families.

- INVERTED VERSION OF SN54LS/74LS253
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

# SN54LS353 SN74LS353

## DUAL 4-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS


LOW POWER SCHOTTKY


PIN NAMES		LOADING	(Note a)
		HIGH	LOW
s <sub>0</sub> , s <sub>1</sub>	Common Select Inputs	0.5 U.L.	0.25 U.L.
Multiplexer A Ē <sub>Oa</sub> I <sub>Oa</sub> —I <sub>3a</sub> Ž <sub>a</sub>	Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b)	0.5 U.L. 0.5 U.L. 65(25)U.L.	0.25 U.L. 0.25 U.L. 15(7.5) U.L.
Multiplexer B Ē <sub>Ob</sub> —I <sub>3b</sub> Ž <sub>b</sub>	Output Enable (Active LOW) Input Multiplexer Inputs Multiplexer Output (Note b)	0.5 U.L. 0.5 U.L. 65(25)U.L.	0.25 U.L. 0.25 U.L. 15(7.5) U.L.

# NOTES:


a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 7.5 U.L. for Military (54) and 15 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.





# CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

 $\label{eq:FUNCTIONAL DESCRIPTION} The SN54LS/74LS353 contains two identical 4-input Multiplexers with 3-state outputs. They select two bits from four sources selected by common select inputs (SO, S1). The 4-input multiplexers have individual Output Enable (EOa, EOb) inputs which when HIGH, forces the outputs to a high impedance (high Z) state.$ 

The logic equations for the outputs are shown below:

$$\begin{split} & \underline{Z_a} = \overline{\underline{E}_{0a} \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0)} \\ & Z_b = \overline{\underline{E}_{0b} \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0)} \end{split}$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

SEL			DATA I	INPUTS		OUTPUT ENABLE	ОUТРUТ				
s <sub>0</sub>	s <sub>1</sub>	10	l <sub>1</sub>	12	lз	Ē <sub>0</sub>	z				
X	х	х	×	×	×	н	(Z)				
L	L	L	×	×	×	L .	н				
L	L	н	×	×	×	L .	L				
Н	L	×	L	×	×	L	н				
н	L	×	н	×	×	L	L				
L	Н	×	×	L	×	L	н				
L	Н	×	×	н	×	L	L				
н	н	×	. <b>x</b>	×	L	L	н				
Н	н	x	х	х	Н	L	L				

H = HIGH Level

L = LOW Level

X = Immaterial

(Z) = High Impedance (off)

Address inputs So and S1 are common to both sections.

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA


# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7		Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage	)		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = −18 mA	
		54	2.4	3.4		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.4	3.1		V	or V <sub>IL</sub> per Truth Table	
VOL	Output LOW Voltage	54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,	
	$Q_A - Q_H$	74		0.35	0.5	٧	I <sub>OL</sub> = 24 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.7 V$	
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$	
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
ΙΗ	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$	
IL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Short Circuit Current		-30		-130	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current Total, Output 3-State				14	mA	V <sub>CC</sub> = MAX	
	Total, Output LOW			12		VCC - WAY		


# AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	DADAMETER	LIMITS			LINUTO	_	TECT CONDITIONS	
	PARAMETER	MIN	TYP	MAX	UNITS	'	EST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		11 13	25 20	ns	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Select to Output		20 21	45 32	ns	Fig. 1 or 2	C <sub>I</sub> = 15 pF	
<sup>t</sup> PZH	Output Enable Time to HIGH Level		11	23	ns	Figs. 4, 5		
<sup>t</sup> PZL	Output Enable Time to LOW Level		15	23	ns	Figs. 3, 5		
<sup>t</sup> PLZ	Output Disable Time from LOW Level		12	27	ns	Figs. 3, 5	C <sub>1</sub> = 5.0 pF	
<sup>†</sup> PHZ	Output Disable Time from HIGH Level		27	41	ns	Figs. 4, 5	3 <u>.</u> 3.3 <del>p</del> .	

# 3 - STATE WAVEFORMS



V<sub>OUT</sub> Fig. 2







Fig. 4

# AC LOAD CIRCUIT



SYMBOL SW1 SW2 Open Closed <sup>t</sup>PZH Closed Open tPZL <sup>t</sup>PLZ Closed Closed Closed Closed **tPHZ** 

SWITCH POSITIONS

Fig. 5

# MOTOROLA

DESCRIPTION — These devices are high speed hex buffers with 3-state outputs. They are organized as single 6-bit or 2-bit/4-bit, with inverting or non-inverting data (D) paths. The outputs are designed to drive 15 TTL Unit Loads or 60 Low Power Schottky loads when the Enable (E) is LOW.

When the Output Enable (E) is HIGH, the outputs are forced to a high impedance "off" state. If the outputs of the 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

J Suffix — Case 620-08 (Ceramic)


N Suffix — Case 648-05 (Plastic)

# **SN54LS/74LS365A SN54LS/74LS366A** SN54LS/74LS367A SN54LS/74LS368A

# **3-STATE HEX BUFFERS**

LOW POWER SCHOTTKY

#### SN54LS/74LS366A **HEX 3-STATE INVERTER BUFFER** WITH COMMON 2-INPUT NOR ENABLE




#### **TRUTH TABLE**

11	NPUT				
Ē <sub>1</sub>	Ē <sub>2</sub>	D	OUTPUT		
L	L	L	Н		
L	L	н	L		
н	х	х	(Z)		
×	н	Х	(Z)		


- 11	VPUT:	OUTDUT			
Ē <sub>1</sub>	Ē <sub>2</sub>	D	OUTPUT		
L	L	L	Н		
L	L	н	L		
н	Х	Х	(Z)		
Х	Н	Х	(Z)		

#### SN54LS/74LS368A HEX 3-STATE INVERTER BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS



TRUTH TABLE										
INP	UTS	OUTPUT								
Ē	۵	001701								
L	L	Н								
L	н	L								
н	Х	(Z)								


#### SN54LS/74LS365A **HEX 3-STATE BUFFER WITH** COMMON 2-INPUT NOR ENABLE



TRUTH TABLE

11	NPUT	OUTPUT		
Ē <sub>1</sub>	Ē <sub>2</sub>	D	OUTPUT	
L	L	L	L	
L	L	Н	н	
Н	×	Х	(Z)	
X	Н	Х	(Z)	

#### SN54LS/74LS367A **HEX 3-STATE BUFFER SEPARATE 2-BIT AND 4-BIT SECTIONS**



TRUTH TABLE

INP	UTS	CUITOUT			
Ē	D	OUTPUT			
L	L	L			
L	Н	н			
н	Х	(Z)			

# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТД	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54 74			-1.0 -2.6	mA
loL	Output Current — Low	54 74			12 24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
$V_{IH}$	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7	.,	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
$V_{IK}$	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
		54	2.4	3.4		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.4	3.1		V	or V <sub>IL</sub> per Truth Table	
	0	54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	IOL = 24 mA VIN = VIL or VIH per Truth Table	
lozh	Output Off Current HIGH	Output Off Current HIGH			20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$	
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_{OUT} = 0.4 V$	
۱н	Input HIGH Current	Innut HIGH Current			20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$	
'IH	input mon current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$	
IIL	Input LOW Current E Inputs				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$	
	D Inputs				-20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 0.5 V$ Either, $\bar{E}$ Input at 2 V	
					-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$ Both E Inputs at 0.4 V	
los	Short Circuit Current		-40		-225	mA	V <sub>CC</sub> = MAX	
lcc	Power Supply Current LS365A, 367A LS366A, 368A				24	mA	V <sub>CC</sub> = MAX	

## AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL			LIMITS							
	PARAMETER	LS365A/LS367A		LS366A/LS368		A/LS368A UNITS		TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX	1		
tPLH tPHL	Propagation Delay		10 9.0	16 22		7.0 12	15 18	ns	C <sub>L</sub> = 45 pF,	
tpzh tpzl	Output Enable Time		19 24	35 40		18 28	35 45	ns	R <sub>L</sub> = 667 Ω	
tphz tplz	Output Disable Time			30 35			32 35	ns	C <sub>L</sub> = 5.0 pF	

# MOTOROLA

**DESCRIPTION** — The SN54LS/74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flipflops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable  $(\overline{OE})$  is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedence state.

The SN54LS/74LS374 is a high-speed, low-power Octal D-type Flip-Flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications. A buffered Clock (CP) and Output Enable (OE) is common to all flip-flops. The SN54LS/74LS374 is manufactured using advanced Low Power Schottky technology and is compatible with all Motorola TTL families.

- EIGHT LATCHES IN A SINGLE PACKAGE
- 3-STATE OUTPUTS FOR BUS INTERFACING
- HYSTERESIS ON LATCH ENABLE
- **O EDGE-TRIGGERED D-TYPE INPUTS**
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- HYSTERESIS ON CLOCK INPUT TO IMPROVE NOISE MARGIN
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION
   EFFECTS

PIN NAMES	LOADING (Note a)				
	HIGH	LOW			
D0-D7         Data Inputs           LE         Latch Enable (Active HIGH) Input           CP         Clock (Active HIGH going edge) Input           OE         Output Enable (Active LOW) Input	0.5 U.L. 0.5 U.L. 0.5 U.L. 0.5 U.L.	0.25 U.L. 0.25 U.L. 0.25 U.L. 0.25 U.L.			
O <sub>0</sub> —O <sub>7</sub> Outputs (Note b)	65(25)U.L.	15(7.5) U.L.			

#### NOTES:

a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

 The Output LOW drive factor is 7.5 U.L. for Military and 25 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military (54) and 65 U.L. for Commercial (74) Temperature Ranges.

#### TRUTH TABLE

	LS3/3										
Dn	LE	ŌĒ	On								
Н	Н	L	Н								
L	Н	L	L								
X	X	Н	Z*								

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

Z = High Impedence

# SN54LS/74LS373 SN54LS/74LS374

OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS:

OCTAL D-TYPE FLIP-FLOP WITH 3-STATE OUTPUT

LOW POWER SCHOTTKY

CONNECTION DIAGRAM

#### DIP (TOP VIEW) SN54LS / 74LS373 Œ 🗆 1 20 VCC 00 🛮 2 19 🗖 07 Do 🗆 18 🗖 D7 ₽1 🗖 4 17 D D6 01 🗖 16 06 15 05 02 D<sub>2</sub> 7 14 D D5 D3 🛮 8 13 D4 12 04 03 🔲 GND 10 11 🔲 LE

#### CONNECTION DIAGRAM DIP (TOP VIEW)

# SN54LS/74LS374 OE 1 20 Vcc O0 2 19 O7

D<sub>3</sub> 8 13 D<sub>4</sub>
O<sub>3</sub> 9 12 O<sub>4</sub>
GND 10 11 CP

J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

#### NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

LS374

ŌE

L

On

Н

L

Z\*

CP

Х

Dn


H


L

Х

<sup>\*</sup>Note: Contents of flip-flops unaffected by the state of the Output Enable input (OE)

## **LOGIC DIAGRAMS**





# **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Іон	Output Current — High	54 74			-1.0 -2.6	mA
loL	Output Current — Low	54 74			12 24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, II	N = -18 mA	
		54	2.4	3.4		V	V <sub>CC</sub> = MIN, I <sub>C</sub>	$O_H = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.4	3.1		V	or V <sub>IL</sub> per Trut	h Table	
		54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	VIN = VIL or VIH per Truth Table	
lozh	Output Off Current HIGH				20	μΑ	V <sub>CC</sub> = MAX,	V <sub>OUT</sub> = 2.4 V	
OZL	Output Off Current LOW				-20	μΑ	V <sub>CC</sub> = MAX,	V <sub>OUT</sub> = 0.4 V	
					20	μΑ	$V_{CC} = MAX, V$	/ <sub>IN</sub> = 2.7 V	
ΙН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V	V <sub>IN</sub> = 0.4 V	
los	Short Circuit Current		-30		-130	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				40	mA	V <sub>CC</sub> = MAX		

# AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

				LIM	ITS				
SYMBOL	PARAMETER	LS373			LS374			UNITS	TEST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
fMAX	Maximum Clock Frequency				35	50		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		12 12	18 18				ns	C <sub>L</sub> = 45 pF,
<sup>t</sup> PLH <sup>t</sup> PHL	Clock or Enable to Output		20 18	30 30		15 19	28 28	ns	$R_L = 667 \Omega$
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		15 25	28 36		20 21	28 28	ns	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		12 15	20 25		12 15	20 25	ns	C <sub>L</sub> = 5.0 pF


# AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL			LIMITS					
	PARAMETER	LS373		LS374		UNITS		
		MIN	MAX	MIN	MAX			
tw	Clock Pulse Width	15		15		ns		
t <sub>S</sub>	Setup Time	5.0		20		ns		
th	Hold Time	20		0		ns		

# **DEFINITION OF TERMS:**

 $SETUP\ TIME\ (t_s) - is\ defined\ as\ the\ minimum\ time\ required\ for\ the\ correct\ logic\ level\ to\ be\ present\ at\ the\ logic\ input\ prior\ to\ LE\ transition\ from\ HIGH-to-LOW\ in\ order\ to\ be\ recognized\ and\ transferred\ to\ the\ outputs.$ 

HOLD TIME (t<sub>h</sub>) — is defined as the minimum time following the LE transition from HIGH-to-LOW that the logic level must be maintained at the input in order to ensure continued recognition.




V<sub>OUT</sub> 1.3 V V<sub>OUT</sub> 1.3 V V<sub>OUT</sub> 1.3 V V<sub>OL</sub> 1.3 V

V<sub>OUT</sub> 13 V 2 2 1.3 V V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>O</sub>H V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub>OH</sub> V<sub></sub>

Fig. 2

Fig. 3

## AC LOAD CIRCUIT





# SWITCH POSITIONS


SYMBOL	SW1	SW2
tРZН	Open	Closed
tPZL	Closed	Open
tPLZ	Closed	Closed
tPHZ	Closed	Closed

Fig. 4

# AC WAVEFORMS







## SWITCH POSITIONS

SYMBOL	SW1	SW2
<sup>†</sup> PZH	Open	Closed
<sup>t</sup> PZL	Closed	Open
<sup>†</sup> PLZ	Closed	Closed
tPHZ	Closed	Closed




Fig. 8



DESCRIPTION — The SN54LS/74LS375 is a 4-Bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. When the Enable (E) is HIGH, information present at the D input will be transferred to the Q output and, if E is HIGH, the Q output will follow the input. When E goes LOW, the information present at the D input prior to its setup time will be retained at the Q outputs.

#### **TRUTH TABLE**

	Euch laten						
tn	t <sub>n+1</sub>						
D	Q						
н	Н						
L	L						

# NOTES:


t<sub>n</sub> = bit time before enable negative-going transition t<sub>n+1</sub> = bit time after enable negative-going transition

#### **PIN NAMES**

PIN NAM	/IES	LOADING (Note a)			
		HIGH	LOW		
D <sub>1</sub> —D <sub>4</sub> E <sub>0</sub> —1 E <sub>2</sub> —3 O <sub>1</sub> —O <sub>4</sub> O <sub>1</sub> —O <sub>4</sub>	Data Inputs Enable Input Latches 0, 1 Enable Input Latches 2, 3 Latch Outputs (Note b) Complimentary Latch Outputs (Note b)	0.5 U.L. 2.0 U.L. 2.0 U.L. 10 U.L. 10 U.L.	0.25 U.L. 1.0 U.L. 1.0 U.L. 5(2.5) U.L. 5(2.5) U.L.		

#### NOTES:


- a. 1 Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




# **SN54LS375** SN74LS375

#### 4-BIT D LATCH

LOW POWER SCHOTTKY



#### CONNECTION DIAGRAM DIP (TOP VIEW)



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL PARAMETER				LIMITS		UNITS	TEST CONDITIONS			
STIVIBUL	PARAIVIETER		MIN	MIN TYP MAX UNITS		1651	TEST CONDITIONS			
VIH	Input HIGH Voltage		2.0			v	Guaranteed In All Inputs	put HIGH Voltage for		
.,	1	54			0.7	.,		put LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs			
V <sub>IK</sub>	Input Clamp Diode Voltage	е		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = −18 mA			
		54	2.5	3.5		٧	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{OH}$ or $V_{IL}$ per Truth Table			
Vон	Output HIGH Voltage	74	2.7	3.5		٧				
		54,74		0.25	0.4	٧		$V_{CC} = V_{CC} MIN,$		
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table		
lн	Input HIGH Current	D Input E Input			20 80	μΑ	V <sub>CC</sub> = MAX, V	′ <sub>IN</sub> = 2.7 V		
·III	p.z	D Input E Input			0.1 0.4	mA	V <sub>CC</sub> = MAX, V	'IN = 7.0 V		
lıL.	Input LOW Current	D Input E Input			-0.4 -1.6	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$			
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				12	mA	V <sub>CC</sub> = MAX			

# **AC CHARACTERISTICS:** $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS		UNITS	CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITO	CONDITIONS	
tPLH tPHL	Propagation Delay, Data to Ω		15 9.0	27 17	nş		
tPLH tPHL	Propagation Delay, Data to $\overline{\mathbf{Q}}$		12 7.0	20 15	ns	V <sub>CC</sub> = 5.0 V	
tPLH tPHL	Propagation Delay, Enable to Q		15 14	27 25	ns	C <sub>L</sub> = 15 pF	
tPLH tPHL	Propagation Delay, Enable to $\overline{\mathbf{Q}}$		16 7.0	30 15	ns		

# 5

#### LOGIC DIAGRAM




## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Іон	Output Current — High	54,74			-0.4	mA
loL	Output Current — Low	54 74			4.0 8.0	mA

# AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER	LIMITS			LINITC	TEST CONDITIONS	
		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tW	Enable Pulse Width	20			ns	V <sub>CC</sub> = 5.0 V	
t <sub>S</sub>	Setup Time	20		}	ns		
th	Hold Time	0			ns		

#### **AC WAVEFORMS**



# **DEFINITION OF TERMS:**

 $SETUPTIME (t_S) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs. \\$ 

HOLD TIME (t<sub>h</sub>) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

# MOTOROLA

**DESCRIPTION** — The SN54LS/74LS377 is an 8-bit register built using advanced Low Power Schottky technology. This register consists of eight D-type flip-flops with a buffered common clock and a buffered common clock enable.

The SN54LS/74LS378 is a 6-Bit Register with a buffered common enable. This device is similar to the SN54LS/74LS174, but with common Enable rather than common Master Reset.

The SN54LS/74LS379 is a 4-Bit Register with buffered common Enable. This device is similar to the SN54LS/74LS175 but features the common Enable rather than common Master Reset.

- 8-BIT HIGH SPEED PARALLEL REGISTERS
- POSITIVE EDGE-TRIGGERED D-TYPE FLIP FLOPS
- FULLY BUFFERED COMMON CLOCK AND ENABLE INPUTS
- TRUE AND COMPLEMENT OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

# SN54LS/74LS377 SN54LS/74LS378 SN54LS/74LS379


OCTAL D FLIP-FLOP WITH ENABLE; HEX D FLIP-FLOP WITH ENABLE; 4-BIT D FLIP-FLOP WITH ENABLE

LOW POWER SCHOTTKY


PIN NAMES		
	HIGH	LOW
Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.
Data Inputs	0.5 U.L.	0.25 U.L.
Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
True Outputs (Note b)	10 U.L.	5(2.5) U.L.
Complemented Outputs (Note b)	10 U.L	5(2.5) U.L.
	Enable (Active LOW) Input Data Inputs Clock (Active HIGH Going Edge) Input True Outputs (Note b)	Enable (Active LOW) Input 0.5 U.L. Data Inputs 0.5 U.L. Clock (Active HIGH Going Edge) Input 0.5 U.L. True Outputs (Note b) 10 U.L.

#### NOTES:


- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.




## LOGIC DIAGRAMS



## SN54LS/74LS378





#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETED			LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	PARAMETER	PANAIVETEN		TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
		54			0.7		Guaranteed Input LOW Voltage for
$V_{IL}$	Input LOW Voltage	74			0.8	V	All Inputs
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
		54	2.5	3.5		V	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$
Vон	Output HIGH Voltage .	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table
	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$
VOL		74		0.35	0.5	V	IOL = 8.0 mA VIN = VIL or VIH per Truth Table
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$
lН	Input HIGH Current				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$
I <sub>I</sub> L	Input LOW Current				-0.4	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX
lcc	Power Supply Current	LS377 LS378 LS379			28 22 15	mA	V <sub>CC</sub> = MAX, NOTE 1

Note: With all inputs open and GND applied to all data and enable inputs,  $I_{CC}$  is measured after a momentary GND, then  $4.5\,V$  is applied to clock.

## AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TECT COMPITIONS
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	30	40		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		17 18	27 27	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$

## AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$ , $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER			LIMITS			TEST CONDITIONS	
STIVIBUL	P/	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Any Pulse Width		20			ns		
t <sub>S</sub>	Data Setup Time		20			ns		
t	Enable Setup Inactive — State Active — State Any Hold Time		10			ns	V <sub>CC</sub> = 5.0 V	
ι <sub>S</sub>			25			ns		
th			5.0			ns		

#### **DEFINITION OF TERMS:**

SETUP TIME ( $t_s$ ) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

 $HOLD\ TIME\ (t_h)$  — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD\ TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

**TRUTH TABLE** 

Ē	СР	D <sub>n</sub>	Qn	$\overline{Q}_n$	
н		х	No Change	No Change	
L		Н	Н	L	
L		L	L	н	


L = LOW Voltage Level H = HIGH Voltage Level

X = Immaterial

## **AC WAVEFORMS**


#### SN54LS/74LS377

#### **CLOCK TO OUTPUT DELAYS** CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA OR ENABLE TO CLOCK




#### SN54LS/74LS378

# CLOCK TO OUTPUT DELAYS CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA OR ENABLE TO CLOCK



#### SN54LS/74LS379

# CLOCK TO OUTPUT DELAYS CLOCK PULSE WIDTH, FREQUENCY, SETUP AND HOLD TIMES DATA, ENABLE TO CLOCK



\*The shaded areas indicate when the input is permitted to change for predictable output performance

**DESCRIPTION** — The SN54LS/74LS385 is a general-purpose adder/subtractor which is useful as a companion part to the SN54LS/74LS384 two's-complement multiplier. The LS385 contains four independent adder/subtractor elements with common clock and clear.

Each of four independent sum ( $\Sigma$ ) outputs reflects the respective A and B input and is controlled by the  $S/\overline{A}$  pin.

When low, the clear input asynchronously resets the sum flip-flop low and the carry flip-flop either high in the subtract mode or low in the add mode. The clock is positive-edge triggered and controls the sum and carry flip-flops.

- FOUR SYNCHRONOUS ELEMENTS IN A SINGLE 20-PIN PACKAGE
- INDEPENDENT TWO'S-COMPLEMENT ADDITION/SUBTRACTION

**BLOCK DIAGRAM** 


CLEAR (11)

BUFFERED CLOCK AND DIRECT CLEAR INPUTS

# SN54LS385 SN74LS385

# QUADRUPLE SERIAL ADDERS/SUBTRACTORS

LOW POWER SCHOTTKY



TO OTHER ADDER/SUBTRACTORS

CLOCK (1)

A (5, 6, 15, 16)

B (4, 7, 14, 17)

CLOCK (1)

TO OTHER ADDER/SUBTRACTORS

(SUM)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

(CARRY)

5

## **FUNCTION TABLE**

SELECTED		INP	UT	S		INTERNAL CA	RRY D INPUT	ОИТРИТ
FUNCTION	CLEAR	S/Ā	Α	В	СГОСК	BEFORE +	AFTER	AFTER #
Clear	L	L	х	Х	X	L	L	L
	L	Н	Х	Х	Х	Н	н	L
	Н	L	L	L	+	L	L	L
	Н	L	L	L	+	н	L	H
	н	L	L	Н	<b>+</b>	L	L	Н
Add	Н	L	L	Н	<b>+</b>	н	н	L
	Н	L	Н	L	<b>+</b>	L	L	Н
	Н	L	Н	L	<b>)</b> +	Н	н	L
	Н	L	Н	Н	+	į L	Н	L
	Н	L	Н	Н	•	Н	Н	Н
	Н	Н	L	L	+	L	L	н
	H	н	L	L	<b>+</b>	Н	Н	L
	H	Н	L	Н	<b>†</b>	L	L	L
Subtract	H	н	L	Н	+	Н	L	Н
	н	Н	Н	L	<b> </b>	L	н	L
	Н	Н	Н	L	+	Н	Н	н
	Н	Н	Н	Н	<b>+</b>	L	L	н
	Н	Н	Н	Н	<b>†</b>	Н	н	L

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER	1	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

H = high level, L = low level, X = irrelevant,

t = transition from low to high level at the clock input

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	FANAIVETEN			MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage	2.0			V	Guaranteed In All Inputs	put HIGH Voltage for		
.,		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74	1		0.8	V	All Inputs		
VIK	Input Clamp Diode Voltag	je	1	-0.65	-1.5	٧	V <sub>CC</sub> = MIN, III	y = −18 mA	
		54	2.5	3.5		٧		H = MAX, VIN = VIH	
Vон	Output HIGH Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Trut	ı Table	
		54,74		0.25	0.4	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 2.7 V	
lіН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	/IN = 7.0 V	
۱۱L	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V	/IN = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current			75	mA	V <sub>CC</sub> = MAX			


AC CHARACTERISTICS:  $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ 

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL		MIN	TYP	MAX	UNITS	TEST CONDITIONS	
fMAX	Maximum Clock Frequency	30	40		MHz		
tPLH tPHL	Propagation Delay, Clock to $\Sigma$		14 18	22 27	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 15 \text{ pF}$	
<sup>†</sup> PHL	Propagation Delay Clear to $\Sigma$		18	30	ns	CL — 15 pr	

AC SETUP REQUIREMENTS:  $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ 

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS		
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width	16			ns			
t <sub>S</sub>	Setup Time	10			ns	V <sub>CC</sub> = 5.0 V		
th	Hold Time	0			ns			





J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)

# SN54LS386 SN74LS386

QUAD 2-INPUT EXCLUSIVE-OR GATE

LOW POWER SCHOTTKY

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Іон	Output Current — High	54,74			-0.4	mA
<sup>1</sup> OL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	FARAIVIETER		MIN	TYP	MAX	UNITS	TEST SONE MONE		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
		54			0.7	.,		put LOW Voltage for	
VIL	input LOW Voltage	74			0.8	_ v	All Inputs		
VIK	Input Clamp Diode Voltage	!		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
		54	2.5	3.5		V		$_{OH} = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Trut	n Table	
		54,74		0.25	0.4	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
_					40	μΑ	$V_{CC} = MAX, V$	<sub>IN</sub> = 2.7 V	
lН	Input HIGH Current				0.2	mA	V <sub>CC</sub> = MAX, V	<sub>IN</sub> = 7.0 V	
IIL	Input LOW Current			-0.8	mA	V <sub>CC</sub> = MAX, V	'IN = 0.4 V		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				10	mA	V <sub>CC</sub> = MAX		

## AC CHARACTERISTICS: $T_A = 25$ °C

CVMADOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Other Input LOW		12 10	23 17	ns	V <sub>CC</sub> = 5.0 V
tPLH tPHL	Propagation Delay, Other Input HIGH		20 13	30 22	ns	C <sub>L</sub> = 15 pF



**DESCRIPTION** — The SN54LS/74LS390 and SN54LS/74LS393 each contain a pair of high-speed 4-stage ripple counters. Each half of the LS390 is partitioned into a divide-by-two section and a divide-by-five section, with a separate clock input for each section. The two sections can be connected to count in the 8.4.2.1 BCD code or they can count in a biquinary sequence to provide a square wave (50% duty cycle) at the final output.

Each half of the LS393 operates as a Modulo-16 binary divider, with the last three stages triggered in a ripple fashion. In both the 'LS390 and the LS393, the flip-flops are triggered by a HIGH-to-LOW transition of their CP inputs. Each half of each circuit type has a Master Reset input which responds to a HIGH signal by forcing all four outputs to the LOW state.

- DUAL VERSIONS OF LS290 AND LS293
- LS390 HAS SEPARATE CLOCKS ALLOWING ÷2, ÷2.5, ÷5
- INDIVIDUAL ASYNCHRONOUS CLEAR FOR EACH COUNTER
- TYPICAL MAX COUNT FREQUENCY OF 50 MHZ
- INPUT CLAMP DIODES MINIMIZE HIGH SPEED TERMINATION EFFECTS

PIN NAN	/IES	LOADIN	G (Note a)
		HIGH	LOW
CP	Clock (Active LOW going edge)		
	Input to +16 (LS393)	0.5 U.L.	1.0 U.L.
CP <sub>0</sub>	Clock (Active LOW going edge)		ļ
	Input to ÷2 (LS390)	0.5 U.L.	1.0 U.L.
CP <sub>1</sub>	Clock (Active LOW going edge)		
	Input to ÷5 (LS390)	0.5 U.L.	1.5 U.L.
MR	Master Reset (Active HIGH) Input	0.5 U.L.	0.25 U.L.
$Q_0 - Q_3$	Flip-Flop outputs (Note b)	10 U.L.	5(2.5) U.L.

#### NOTES:


- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

# SN54LS/74LS390 SN54LS/74LS393

## DUAL DECADE COUNTER; DUAL 4-STAGE BINARY COUNTER


LOW POWER SCHOTTKY

## 



J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

## SN54LS/74LS393



J Suffix — Case 632-07 (Ceramic) N Suffix — Case 646-05 (Plastic)


#### NOTE

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.


**FUNCTIONAL DESCRIPTION**—Each half of the SN54LS/74LS393 Operates in the Modulo16 binary sequence, as indicated in the ÷16 Truth Table. The first flip-flop is triggered by HIGH-to-LOW transitions of the CP input signal. Each of the other flip-flops is triggered by a HIGH-to-LOW transition of the Q output of the preceding flip-flop. Thus state changes of the Q outputs do not occur simultaneously. This means that logic signals derived from combinations of these outputs will be subject to decoding spikes and, therefore, should not be used as clocks for other counters, registers or flip-flops. A HIGH signal on MR forces all outputs to the LOW state and prevents counting.

Each half of the 'LS390 contains a  $\div 5$  section that is independent except for the common MR function. The  $\div 5$  section operates in 4.2.1 binary sequence, as shown in the  $\div 5$  Truth Table, with the third stage output exhibiting a 20% duty cycle when the input frequency is constant. To obtain a  $\div 10$  function having a 50% duty cycle output, connect the input signal to  $\overline{CP}_1$  and connect the Q3 output to the  $\overline{CP}_0$  input; the Q0 output provides the desired 50% duty cycle output. If the input frequency is connected to  $\overline{CP}_0$  and the Q0 output is connected to  $\overline{CP}_1$ , a decade divider operating in the 8.4.2.1 BCD code is obtained, as shown in the BCD Truth Table. Since the flip-flops change state asynchronously, logic signals derived from combinations of 'LS390 outputs are also subject to decoding spikes. A HIGH signal on MR forces all outputs LOW and prevents counting.

#### SN54LS/74LS390 LOGIC DIAGRAM (one half shown)



SN54LS/74LS393 LOGIC DIAGRAM (one half shown)



# $\begin{array}{c} \text{SN54LS/74LS390 BCD} \\ \text{TRUTH TABLE} \\ \text{(Input on $\overline{\text{CP}_0}$; $Q_0$ $\overline{\text{CP}_1}$)} \end{array}$

		•	•	•	
COUNT		OUT	PUTS		
COUNT	<b>Q</b> 3	$\mathbf{q}_2$	Q <sub>1</sub>	ð	
0	L	L	L	L	-
1	L	L	L	Н	1
2	L	L	н	L	
3	L	L	Н	Н	
4	L	н	L	L	
5	L	н	L	Н	
6	L	Н	Н	L	
7	L	н	н	н	
8	н	L	L	L	
9	н	L	L	н	

#### SN54LS/74LS390 ÷ 5 TRUTH TABLE (Input on CP<sub>1</sub>)

(,,,,b	u	J. 17		
COLINIT	01	JTPU	TS	
COUNT	Q3	$a_2$	Q <sub>1</sub>	
0	L	L	L	-
1	L	L	н	
2	L	Н	L	
3	L	н	н	1
4	н	L	L	-

## SN54LS/74LS393 TRUTH TABLE

COUNT			PUTS		
COUNT	$\sigma_3$	$a_2$	01	Qο	
0		L	L	L	-
1	L	L	L	н	Ì
2	L	L	н	L	
3	L	L	н	Н	
4		Н	L	L	
5	L L	н	L	н	
6	L	'н	н	L	
7	L	н	н	н	
8	Н	L	L	L	
9	н	L	L	н	
10	н	L	н	L	
11	Н	L	н	н	
12	Н	Н	L	L	
13	н	н	L	н	
14	н	н	н	L	
15	н	н	н	н	_

H = HIGH Voltage Level L = LOW Voltage Level

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54,74			-0.4	mA
lor	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DADAMETED			LIMITS		UNITS	TECT	CONDITIONS	
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	IESI	TEST CONDITIONS	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage	)		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>II</sub>	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
		54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>C</sub>	$o_H = MAX, V_{IN} = V_{IH}$	
Vон	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table		
		54,74		0.25	0.4	V		V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA	VIN = VIL or VIH per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7 V	
lіН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 7.0 V	
		MR			-0.4	mA			
ΊL	Input LOW Current	CP, CPO			-1.6	mA	$\nabla_{CC} = MAX, V$	$I_{1N} = 0.4 \text{ V}$	
'IL	input LOVV Current	CP <sub>1</sub>			-2.4	mA	1		
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				26	mA	V <sub>CC</sub> = MAX		

5


## AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMET	ren		LIMITS		UNITS	TECT COMPITIONS
STIVIBUL	PARAIVIE	IER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequ CPO to QO	iency	25	35		MHz	
fMAX	Maximum Clock Frequ CP <sub>1</sub> to Q <sub>1</sub>	iency	12.5	20		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CP to Q <sub>0</sub>	LS393		12 13	20 20	ns	
tPLH tPHL	$\overline{CP}_0$ to $Ω_0$	LS390		12 13	20 20	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	$\overline{\text{CP}}$ to Q3	LS393		40 40	60 60	ns	C <sub>L</sub> = 15 pF
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>O</sub> to Q <sub>2</sub>	LS390		37 39	60 60	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	CP <sub>1</sub> to Ω <sub>1</sub>	LS390		13 14	21 21	ns	
tPLH tPHL	CP <sub>1</sub> to Q <sub>2</sub>	LS390		24 26	39 39	ns	
tPLH tPHL	CP <sub>1</sub> to Q <sub>3</sub>	LS390		13 14	21 21	ns	
<sup>t</sup> PHL	MR to Any Input	LS390/393		24	39	ns	

## AC SETUP REQUIREMENTS: $T_A = 25^{\circ}C$ , $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAME	TED	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	FARAIVIE	iich	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t₩	Clock Pulse Width	LS393	20			ns		
tW	CP <sub>0</sub> Pulse Width	LS390	20			ns		
tW	CP <sub>1</sub> Pulse Width	LS390	40			ns	$V_{CC} = 5.0 V$	
tW	MR Pulse Width	LS390/393	20			ns		
t <sub>rec</sub>	Recovery Time	LS390/393	25			ns		

## **AC WAVEFORMS**



 $^{\star}$ The number of Clock Pulses required between the  $t_{PHL}$  and  $t_{PLH}$  measurements can be determined from the appropriate Truth Table

**DESCRIPTION** — The SN74LS395 is a 4-Bit Register with 3-state outputs and can operate in either a synchronous parallel load or a serial shift-right mode, as determined by the Select input. An asynchronous active LOW Master Reset (MR) input overrides the synchronous operations and clears the register. An active HIGH Output Enable (OE) input controls the 3-state output buffers, but does not interfere with the other operations. The fourth stage also has a conventional output for linking purposes in multi-stage serial operations.

- SHIFT LEFT OR PARALLEL 4-BIT REGISTER
- 3-STATE OUTPUTS

---

• INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

PIN NAN	MES	LOADING	(Note a)
		HIGH	LOW
Po-P3	Parallel Inputs	0.5 U.L.	0.25 U.L.
DS	Serial Data Input	0.5 U.L.	0.25 U.L.
S CP MR OE	Mode Select Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active LOW) Input	0.5 U.L.	0.25 U.L.
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.
OE	Output Enable (Active HIGH) Input	0.5 U.L.	0.25 U.L.
00-03	3-State Register Outputs	65 U.L.	15 U.L.
Qз	Register Output	10 U.L.	5 U.L.

NOTE:


a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

# 

## SN74LS395

# 4-BIT SHIFT REGISTER WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



**FUNCTIONAL DESCRIPTION** — The SN74LS395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel (Pn) input or from the preceding stage. When the Select input is HIGH, the Pn inputs are enabled. A LOW signal on the S input enables the serial inputs for shift-right operations, as indicated in the Truth Table.

State changes are initiated by HIGH-to-LOW transitions on the Clock Pulse (CP) input. Signals on the  $P_n$ ,  $D_s$  and S inputs can change when the Clock is in either state, provided that the recommended set-up and hold times are observed. When the S input is LOW, a CP HIGH-LOW transition transfers data in  $Q_s$  to  $Q_s$ , and  $Q_s$  and  $Q_s$ . A left-shift is accomplished by connecting the outputs back to the  $P_n$  inputs, but offset one place to the left, i.e.,  $Q_s$  to  $Q_s$ , and  $Q_s$  to  $Q_s$ , are  $Q_s$  to  $Q_s$ , with  $Q_s$  acting as the linking input from another package.

When the  $\overline{\text{OE}}$  input is HIGH, the output buffers are disabled and the  $\Omega_0$ - $\Omega_3$  outputs are in a high impedance condition. The shifting, parallel loading or resetting operations can still be accomplished, however.

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	4.75	5.0	5.25	V
TA	Operating Ambient Temperature Range	0	25	70	°C
<sup>1</sup> ОН	Output Current — High			-0.4	mA
lOL	Output Current — Low			8.0	mA

#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DARAMETER		LIMITS	l	UNITS	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIН	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
Vон	Output HIGH Voltage	2.7	3.5		V	$V_{CC} = MIN$ , $I_{OH} = MAX$ , $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table
			0.25	0.4	V	I <sub>OL</sub> = 4.0 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,
VOL	Output LOW Voltage		0.35	0.5	V	I <sub>OL</sub> = 8.0 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
lozh	Output Off Current HIGH			20	μΑ	$V_{CC} = MAX, V_0 = 2.4 V$
lozL	Output Off Current LOW			-20	μΑ	$V_{CC} = MAX, V_0 = 0.4 V$
				20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
IH	Input HIGH Current			-0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$
lıL	Input LOW Current			-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$
los	Short Circuit Current	-20		-100	mA	V <sub>CC</sub> = MAX
lcc	Power Supply Current Total, Output HIGH			31	mA ·	$V_{CC} = MAX, \overline{OE} = GND, \overline{CP} = GND$
	Total, Output LOW			34	mA	V <sub>CC</sub> = MAX, $\overline{\text{OE}}$ = 4.5 V, $\overline{\text{CP}}$ momentary 3.0 V then GND

## AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	FARAWETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Input Clock Frequency	30	45		MHz	
<sup>t</sup> PHL	Propagation Delay, Clear to Output		22	35	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Low to High Propagation Delay, High to Low		15 25	30 30	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		15 17	25 25	ns	
tPLZ tPHZ	Output Disable Time		12 11	20 17	ns	C <sub>L</sub> = 5.0 pF

## AC SETUP REQUIREMENTS: TA = 25°C

CVAADOL	DADAMETED		LIMITS			TEST COMPLETIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tW	Clock Pulse Width	16		ł	ns		
t <sub>S</sub>	Setup Time, Mode Select	40			ns		
t <sub>S</sub>	Setup Time, All Others	20			ns	$V_{CC} = 5.0 V$	
th	Data Hold Time	10			ns		

## MODE SELECT — TRUTH TABLE

O Mada	T	In	Outputs @ t <sub>n+1</sub>						
Operating Mode	MR	CP	S	Ds	Pn	00	01	02	03
Asynchronous Reset	L	X	X	X	X	L	L	L	L
Shift, SET First Stage	Н	\ \_	L	н	X	н	Oon	. O <sub>1n</sub>	O <sub>2n</sub>
Shift, RESET First Stage	Н		L	L	Х	L	Oon	O <sub>1n</sub>	O <sub>2n</sub>
Parallel Load	Н	~	Н	Х	Pn	P <sub>0</sub>	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial


 $t_{n, n+1} = time before and after CP HIGH-to-LOW transition$ 


 $NOTE: \\ When OE is HIGH, outputs O_0 - O_3 are in the high impedance state; however, this does not affect other operations or the Q_3 output.$ 

## 5

## AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.





\*The Data Input is  $D_S$  for S = LOW and  $P_n$  for S = HIGH.

Fig. 1

Fig. 2




Fig. 3




Fig. 4

## AC LOAD CIRCUIT




Fig. 5

#### **SWITCH POSITIONS** SYMBOL SW1 SW2 Open Closed <sup>t</sup>PZH Closed Open <sup>t</sup>PZL t<sub>PLZ</sub> Closed Closed Closed Closed <sup>t</sup>PHZ



**DESCRIPTION** — The SN54LS/74LS398 and SN54LS/74LS399 are Quad 2-Port Registers. They are the logical equivalent of a quad 2-input multiplexer followed by a quad 4-bit edge-triggered register. A Common Select input selects between two 4-bit input ports (data sources). The selected data is transferred to the output register on the LOW-to-HIGH transition of the Clock input. The SN54LS/74LS398 features both Q and  $\overline{\mathbf{Q}}$  inputs, while the SN54LS/74LS399 has only Q outputs.

- SELECT FROM TWO DATA SOURCES
- FULLY POSITIVE EDGE-TRIGGERED OPERATION
- BOTH TRUE AND COMPLEMENTED OUTPUTS ON SN54LS/74LS398
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

# SN54LS/74LS398 SN54LS/74LS399


## **QUAD 2-PORT REGISTER**

LOW POWER SCHOTTKY

PIN NAMES	_	LOADING	(Note a)
		HIGH	LOW
S	Common Select Input	0.5 U.L.	0.25 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
loa-lod	Data Inputs From Source 0	0.5 U.L.	0.25 U.L.
l1a─l0d	Data Inputs From Source 1	0.5 U.L.	0.25 U.L.
$\Omega_a - \Omega_d$	Register True Outputs (Note b)	10 U.L.	5(2.5) U.L.
$\overline{\Omega}_a$ $-\overline{\Omega}_d$	Register Complementary Outputs		
	(Note b)	10 U.L.	5(2.5) U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



#### CONNECTION DIAGRAM DIP (TOP VIEW) SN54LS/74LS398 √cc 120 1**□** s Q<sub>d</sub> 19 ā<sub>d</sub> 18 3 □ Q. 4 □ I<sub>Oa</sub> lod 17 5 □ I<sub>1a</sub> 11d 16 6 □ 11ь <sup>1</sup>1c 15 7 🗖 lob 10c 114 ā<sub>c</sub> 🗖 13 вД₫ь Q<sub>c</sub> 12 9 □ ОЬ 10 GND СР V<sub>CC</sub> = Pin 20 GND = Pin 10 J Suffix — Case 732-03 (Ceramic) N Suffix - Case 738-01 (Plastic) CONNECTION DIAGRAM DIP (TOP VIEW) SN54LS/74LS399 1 □ s 2 ☐ 15 14 3 🗀 l<sub>0a</sub> lod 4 13 114 1<sub>1c</sub> 12 5□ l<sub>1b</sub> I<sub>0c</sub> | 11 6 7□Qb a<sub>c</sub> 10 8☐GND $V_{CC} = 16$ GND = 8

J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic) FUNCTIONAL DESCRIPTION — The SN54LS/74LS398 and SN54LS/74LS399 are high-speed Quad 2-Port Registers. They select four bits of data from two sources (Ports) under the control of a common Select Input (S). The selected data is transferred to a 4-Bit Output Register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-Bit RS type output register is fully edge-triggered. The Data inputs (1) and Select inputs (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The SN54LS/74LS398 has both Q and  $\overline{\mathbb{Q}}$  Outputs available.

#### **FUNCTION TABLE**

	INPUTS	оит	PUTS	
s	lo	l <sub>1</sub>	Q	۵٠
	1	X	L	Н
ı	h	Х	Н	L
h	X	1	L	Н
h	X	h	Н	L

<sup>\*</sup>SN54LS/74LS398 only

 $I = LOW\,Voltage\,Level$  one setup time prior to the LOW-to-HIGH clock transition

h = HIGH Voltage Level one setup time prior to the LOW-to-

HIGH clock transition

L = LOW Voltage Level

H = HIGH Voltage Level

X = Immaterial

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

0)/14001	BABA4575			LIMITS		LINUTO	TEGT	CONDITIONS	
SYMBOL	PARAMETER	{	MIN TYP MAX		UNITS	TEST CONDITIONS			
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for	
		54			0.7	.,	1	put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	V All Inputs		
VIK	Input Clamp Diode Voltag	je		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, III	<sub>N</sub> = −18 mA	
			2.5	3.5		٧		$_{OH} = MAX, V_{IN} = V_{IF}$	
VOН .	Output HIGH Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Trut	ith Table	
		54,74		0.25	0.4	٧	$I_{OL} = 4.0 \text{ mA}$	V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 8.0 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, V	IN = 2.7 V	
lн	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V	/IN = 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX	V <sub>CC</sub> = MAX	
lcc	Power Supply Current				13	mA	V <sub>CC</sub> = MAX		

## AC CHARACTERISTICS: TA = 25°C, VCC = 5.0 V

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH	Propagation Delay,		18	27	no	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PHL	Clock to Output Q		21	32	ns	C <sub>L</sub> = 15 pF	

## AC SETUP REQUIREMENTS: $T_A = 25$ °C


CYMPOL	PARAMETER	LIMITS			UNITS	TECT COMPITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tW	Clock Pulse Width	20			ns			
t <sub>S</sub>	Data Setup Time	25			ns			
ts	Select Setup Time	45			ns	$V_{CC} = 5.0 V$		
th	Hold Time, Any Input	0			ns			

## **DEFINITIONS OF TERMS:**

SETUP TIME ( $t_s$ ) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (th) — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative Hold Time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

## AC WAVEFORMS









Fig. 2



<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance



**DESCRIPTION** — The SN54LS/74LS490 contains a pair of high-speed 4-stage ripple counters. Each half of the SN54LS/74LS490 has individual Clock, Master Reset and Master Set (Preset 9) inputs. Each section counts in the 8, 4, 2, 1 BCD code.

- DUAL VERSION OF SN54LS/74LS90
- INDIVIDUAL ASYNCHRONOUS CLEAR AND PRESET TO 9 FOR EACH COUNTER
- COUNT FREQUENCY TYPICALLY 65 MHz
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

# SN54LS490 SN74LS490


## **DUAL DECADE COUNTER**

LOW POWER SCHOTTKY

PIN NAME	s	LOADING	G (Note a)
		HIGH	LOW
MS	Master Set (Set to 9) Input	0.5 U.L.	0.25 U.L.
MR CP	Master Reset	0.5 U.L.	0.25 U.L.
CP	Clock Input (Active LOW Going Edge)	1.5 U.L.	1.5 U.L.
G0—G3	Counter Outputs (Note b)	10 U.L.	5(2.5) U.L.

#### NOTES:

- a. 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



CONNECTION DIAGRAM DIP (TOP VIEW)
1
J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

#### TRUTH TABLE

COUNT		OUTPUTS							
COUNT	Q <sub>3</sub>	$Q_2$	Q <sub>1</sub>	$Q_0$					
0	L	L	L	L					
1	L	L	L	н					
2	L	L	н	L					
3	L	L	Н	Н					
4	L	н	L	L					
- 5	L	Н	L	Н					
6	L	Н	Н	L					
7	L	н	н	Н					
8	н	L	L	L					
9	н	L	L	н					

## 5

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	1631			
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for		
		54			0.7	.,		put LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs			
V <sub>IK</sub>	Input Clamp Diode Voltage	)		-0.65	-1.5	V	$V_{CC} = MIN$ , $I_{IN} = -18 \text{ mA}$			
		54	2.5	3.5		٧		$o_H = MAX, V_{IN} = V_{IH}$		
Voн	Output HIGH Voltage	74	2.7	3.5		٧	or V <sub>IL</sub> per Trut	h Table		
	Output LOW Voltage	54,74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,		
VOL		74		0.35	0.5	٧	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table		
					20	μΑ	$V_{CC} = MAX, V$	<sub>IN</sub> = 2.7 V		
lн	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 7.0 V		
   L	Input LOW Current	MS, MR			-0.4	mA	V <sub>CC</sub> = MAX, \	/INI = 0.4 \/		
'IL	Input 2017 ourient	Clock			-1.6	mA	7 VCC - WAX, VIN - 0.4 V			
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX			
lcc	Power Supply Current			26	mA	V <sub>CC</sub> = MAX				

AC SETUP REQUIREMENTS:  $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ 

SYMBOL	PARAMETER		LIMITS		UNITS	TECT CONDITIONS	
	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
t₩	Any Pulse Width	20			ns	V <sub>CC</sub> = 5.0 V	
t <sub>S</sub>	MR or MS to Setup Time	25			ns	3.0 V	

## AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	DARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS			
fMAX	Maximum Clock Frequency	25	35		MHz	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CP to Q <sub>0</sub>		12 13	20 20	ns	Fig. 1		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{\text{CP}}$ to Q <sub>1</sub> or Q <sub>3</sub>		24 26	39 39	ns	Fig. 3	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CP to Q2		32 36	54 54	ns	Fig. 2	C <sub>L</sub> = 15 pF	
<sup>t</sup> PHL	Propagation Delay, MR to Output		24	39	ns	Fig. 2		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, MS to Output		24 20	39 36	ns	Fig. 2		

## AC WAVEFORMS




Fig. 1




Fig. 2




Fig. 3

 $<sup>^{\</sup>star}$ The number of Clock Pulses required between the  $t_{PHL}$  and  $t_{PLH}$  measurements can be determined from the Truth Table

 $\label{eq:DESCRIPTION} \textbf{--} The SN54LS/74LS540 and SN54LS/74LS541 are octal buffers and line drivers with the same functions as the LS240 and LS241, but with pinouts on the opposite side of the package.$ 


These device types are designed to be used as memory address drivers, clockdrivers and bus-oriented transmitters/receivers. These devices are especially useful as output ports for the microprocessors, allowing ease of layout and greater PC board density.


- HYSTERESIS AT INPUTS TO IMPROVE NOISE MARGIN
- PNP INPUTS REDUCE LOADING
- 3-STATE OUTPUTS DRIVE BUS LINES
- INPUTS AND OUTPUTS OPPOSITE SIDE OF PACKAGE, ALLOWING EASIER INTERFACE TO MICROPROCESSORS
- INPUT CLAMP DIODES LIMIT HIGH-SPEED TERMINATION EFFECTS

IN	IPUT	s	OUTPUTS				
E <sub>1</sub>	E <sub>2</sub>	D	LS540	LS541			
L	L	Н	L	Н			
Н	Х	X	Z	Z			
Х	Н	x	Z	Z			
L	L	L	н	L			

- L = LOW Voltage Level
- H = HIGH Voltage Level
- X = Immaterial
- Z = High Impedance

## **BLOCK DIAGRAM**






# SN54LS/74LS540 SN54LS/74LS541

# OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS


LOW POWER SCHOTTKY

# LOGIC DIAGRAMS AND CONNECTION DIAGRAMS DIP (TOP VIEW)

## SN54LS/74LS540



#### SN54LS/74LS541



J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54 74			-12 -15	mA
loL	Output Current — Low	54 74			12 24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS
3 TIVIBUL	FANAIVIETEN		MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs
.,	1	54			0.7		Guaranteed Input LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs
VIK	Input Clamp Diode Voltage	!		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
	54,74		2.4	3.4		V	$V_{CC} = MIN, I_{OH} = -3.0 \text{ mA}$
VOH	Output HIGH Voltage 54,74		2.0			V	V <sub>CC</sub> =MIN, I <sub>OH</sub> =MAX, V <sub>IL</sub> =0.5 V
	54,74			0.25	0.4	V	I <sub>OL</sub> = 12 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,
VoL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
$V_{T+}$ , $V_{T-}$	Hysteresis	0.2	0.4		V	V <sub>CC</sub> =MIN	
lozh	Output Off Current High				20	μΑ	$V_{CC} = MAX, V_{OUT} = 2.4 V$
lozL	Output Off Current Low				-20	μΑ	V <sub>CC</sub> = MAX, V <sub>OUT</sub> =0.4 V
					20	μΑ	V <sub>CC</sub> =MAX, V <sub>IN</sub> =2.7 V
ļН	Input HIGH Current				0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$
IL	Input LOW Current				-0.2	mA	$V_{CC} = MAX, V_{IN} = 0.4 V$
los	Short Circuit Current		-40		-225	mA	V <sub>CC</sub> = MAX
	Power Supply Current						
	Total, Output HIGH	LS540			25	mA	4
		LS541	ļ		32	mA	
lcc	Total, Output LOW	LS540	ļ		45	mA	V <sub>CC</sub> =MAX
		LS541			52	mA	
	Total Output 3-State	LS540			52	mA	
		LS541			55	mA	

## **AC CHARACTERISTICS:** T<sub>A</sub> = 25°C

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
<sup>t</sup> PLH		LS540		9.0	15				
tPLH .	Propagation Delay,	LS541		12	15	ns			
<sup>t</sup> PHL	Data to Output	LS540		12	15	] "			
<sup>t</sup> PHL		LS541		12	18	1	V <sub>CC</sub> = 5.0 V		
tPZH	Output Enable Time	LS540		15	25	ns	$C_L = 45 \text{ pF}$		
4FZF1	to HIGH Level	LS541		15	32	] '''	$R_L = 667 \Omega$		
tPZL	Output Enable Time	LS540		20	38	ns			
TZL	to LOW Level	LS541		20	38	] ""			
tPHZ	Output Disable Time	LS540		10	18	ns			
4FIIZ	from HIGH Level	LS541		10	18	] ""			
TPLZ !	Output Disable Time	LS540		15	25	ns	$C_L = 5.0  pF$		
	from LOW Level	LS541		15	29	] '''			




Fig. 1




Fig. 2




Fig. 3





Fig. 4



SWITCH POSITIONS

SYMBOL	SW1	SW2
tPZH	Open	Closed
tPZL	Closed	Open
tPLZ	Closed	Closed
tPHZ	Closed	Closed

Fig. 5




DESCRIPTION -The SN54LS/74LS568 and SN54LS/74LS569 are designed as programmable up/down BCD and Binary counters respectively. These devices have 3-state outputs for use in bus organized systems. With the exception of output enable ( $\overline{\text{OE}}$ ) and asynchronous clear (ACLR), all functions occur on the positive edge of the clock pulse (CP).

When the LOAD input is LOW, the outputs will be programmed by the parallel data inputs (A, B, C, D) on the next clock edge. Enabling of the counters occurs only when CEP and CET are LOW and LOAD is HIGH. Direction of the count is controlled by the up-down input (U/ $\overline{D}$ ), HIGH counts up and LOW counts down. High-speed counting and cascading is implemented by internal look-ahead carry logic and an active LOW ripple carry output (RCO). On the LS568, the RCO is LOW at binary 9 during up-count and during down-count it is LOW at binary 0. On the LS569, the RCO is LOW at binary 15 during up-count and during down-count it is also LOW at binary 0. During normal cascading operation RCO connected to the succeeding block at CET is the only requisite. When counting and when RCO is LOW, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse. Two active LOW reset lines are provided, a master reset asynchronous clear (ACLR) and a synchronous clear (SCLR). When in a HIGH state, the output control (OE) input forces the counter output into a HIGH impedance state and when LOW, the counter outputs are enabled.

# SN54LS/74LS568 SN54LS/74LS569

FOUR-BIT UP/DOWN COUNTERS WITH THREE-STATE OUTPUTS

LOW POWER SCHOTTKY



#### **FUNCTION TABLE**

INPUTS									OUTPUTS									
СР	D	С	В	Α	LOAD	CET	CEP	U/D	ACLR	SCLR	ŌĒ	RCO	ссо	YD	Yc	YB	YA	
1	х	X	Х		н	L	L	Н	н	н	L	A/R	A/R			CP) + 1		Count Up
1	X	X	Х	Х	Н	L	L	L	Н	H	L	A/R	A/R	1	(QT —	CP) - 1		Count Down
1	X			Х	H	Н	X	X	н	H	L	H	Н	NC	NC	NC	NC	Count Inhibit
	×	X	Х	Х	Н	L	Н	Х	Н	н	L	A/R	Н	NC	NC	NC	NC	Count Inhibit
ΓL		X		Χ	x	L	L	н	н	н	L	L	πL	н	н	н	н	Overflow (LS569)
1	X	X	Х	Х	Х	L	н	н	н	н	L	L	н	н	н	н	Н	Overflow (LS569)
ΓL	X	Х	Х	Х	Х	L	L	н	н	н	L	L	U.	н	L	L	Н	Overflow (LS568)
1	X	Х	Х	Х	Х	L	н	н	H	н	L	L	Н	н	L	L	Н	Overflow (LS568)
!	x	Х	х	х	x	н	х	н	н	н	L	н	н	н	н	н	н	Overflow Inhibit (LS569)
t	×	X	х	x	×	н	x	н	н	н	L	н	н	н	L	L	н	Overflow Inhibit (LS568)
L.	X	Х	Х	Х	X	L	L	L	н	н	L	L	n.	L	L	L	L	Underflow
Ť	x	Х	Х	Х	X	L	н	L	н	н	L	L	н	L	L	L	L	Underflow
	X	Х	Х	Х	Х	Н	Х	L	Н	н	L	н	н	L	L	L	L	Underflow Inhibit
t			L		L	х	Х	Х	Н	н	L	Н	Н	L	Н	L	Н	Load Example
1	X	Х	Х	Х	X	Н	Х	н	н	L	L	н	н	L	L	L	L	Clear (Synchronous)
ΠL	Ιx	Х	Х	Х	X	L	L	L	н	L	L	L.	n.	L	L	L	L	Clear (Synchronous)
1	X	Х	Х	Х	X	L	н	L	н	L	L	L	н	L	L	L	L	Clear (Synchronous)
1	X	Х	Х	Х	X	н	X	L	н	L	L	н	н	L	L	L	L	Clear (Synchronous)
X	X	Х	Х	Х	X	×	X	н	L	X	L	н	н	L	L	L	L	Asynchronous Clear
ΓL	X	Х	Х	Х	X	L	L	L	L	х	L	L	πL	L	L	L	L	Asynchronous Clear
Х	X		Х		X	L	Н	L	L	x	L	L	н	L	L	L.	L	Asynchronous Clear
X	X	Х	Х	Х	х	н	х	L	L	х	L	н	н	L	L	L	L	Asynchronous Clear
Х	X	Х	Х	Х	X	×	Х	X	X	X	Н	×	×		H	ı-Z		Output Disabled


 $(Q_T - CP) = Output state prior to clock edge NC = No change$ 

A/R = Assumes required output state; High except during Overflow and Underflow


X = Don't care

## **LOGIC DIAGRAMS**






## SN54LS/74LS569



	ION OF FUNCTIONAL TERMS  The four programmable data inputs.	ACLR	Asynchronous Clear. Master reset of
CEP	Count Enable Parallel. Can be used to enable and inhibit counting in high speed cascaded		counters to zero when ACLR is LOW, independent of the clock.
	operation. CEP must be LOW to count.	SCLR	Synchronous clear of counters to zero on
CET	Count Enable Trickle. Enables the ripple carry		the next clock edge when SCLR is LOW.
	output for cascaded operation. Must be LOW to count.	ŌĒ	A HIGH on the output control sets the four counter outputs in the high impedance,
CP	Clock Pulse. All synchronous functions occur		and a LOW, enables the output.
	on the LOW-to-HIGH transition of the clock.	YA, YB, YC, Y	D The four counter outputs.
LOAD	Enables parallel load of counter outputs from data inputs on the next clock edge. Must be HIGH to count.	RCO	Ripple Carry Output. Output will be LOW on the maximum count on up-count. Upon down-count, RCO is LOW at 0000.
U/D̄	Up/Down Count Control. HIGH counts up and LOW counts down.	cco	Clock Carry Output. While counting and RCO is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.

# LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note. Actual current flow direction shown.

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	٧
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High Except RCO, CCO	54 74			-1.0 -2.6	mA
ГОН	Output Current — High RCO, CCO	54,74			-0.44	mA
lOL	Output Current — Low Except RCO, CCO	54 74			12 24	mA
lOL	Output Current — Low, RCO, CCO	54 74			4 8	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


CVMPOL	DADAMETED		_	LIMITS		UNITS	TECT	CONDITIONS
SYMBOL	PARAMETER		MIN	TYP	MAX	UNITS	TEST	CONDITIONS
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
14.	In	54			0.7	V	Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8		All Inputs	
VIK	Input Clamp Diode Voltage	9		-0.65	-1.5	V	V <sub>CC</sub> = MIN, III	<sub>V</sub> = −18 mA
		54	2.4	3.4		V		
Vон	Output HIGH Voltage	74	2.4	3.1		V	$V_{CC} = MIN, I_{C}$	$_{OH} = MAX, V_{IN} = V_{IH}$
	RCO, CCO	54	2.5	3.5		V	or V <sub>IL</sub> per Truth Table	
	NCO, CCO	74	2.7	3.5		V		
		54,74		0.25	0.4	V	1- 1- MAY	$V_{CC} = V_{CC} MIN,$ $V_{IN} = V_{IL} \text{ or } V_{IH}$
VOL	Output LOW Voltage	74		0.35	0.5	V	IOL = IOL WAX	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table
lozh	Output Off Current—High				20	μΑ	V <sub>CC</sub> = MAX, V	7 <sub>0</sub> = 2.4 V
lozL	Output Off Current—Low				-20	μΑ	V <sub>CC</sub> = MAX, V	<sub>0</sub> = 0.4 V
					20	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7 V
IН	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 7.0 V
l <sub>IL</sub>	Input LOW Current	Others			-0.4	mA	$V_{CC} = MAX, V$	/INI = 0.4 \/
'IL	mpat LOVV Guiront	CET			-0.8	mA	] "(( = \vi/AX, \	11V 0.4 V
los	Short Circuit Current	RCO,CCO	-20		-100	mA	V <sub>CC</sub> = MAX	
105	Short Great Current	Others	-30		-130	mA	ACC - IVIAA	
lcc	Power Supply Current, 3-5	State			43	mA	V <sub>CC</sub> = MAX	

## AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS		UNITS	TEST CONDITIONS
	TATALA	MIN	TYP	MAX	0.11.0	7201 00110110110
fMAX	Maximum Toggle Frequency	25			MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Clock to Q		15 23	24 35	ns	,
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay CET to RCO		14 14	24 24	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay U/D to RCO		20 15	30 24	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Clock to RCO		25 26	40 40	ns	V <sub>CC</sub> = 5.0 V
tPLH tPHL	Propagation Delay CET or CEP to CCO		12 20	20 30	ns	$C_L = 45 \text{ pF}$ $R_L = 667 \Omega$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Clock to CCO		17 26	27 40	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay ACLR to Q		21 21	32 32	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		10 17	16 24	ns	
tphz tplz	Output Disable Time		20 17	25 27	ns	C <sub>L</sub> = 5.0 pF

## AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVMDOL	DADAMETER		LIMITS		LINUTC	TECT COMPITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tw	Clock Pulse Width	30			ns			
t <sub>S</sub>	Setup Time, A, B, C, D	20			ns			
t <sub>S</sub>	Setup Time, SCLR	20			ns			
t <sub>S</sub>	Setup Time, LOAD	30			ns	$V_{CC} = 5.0 \text{ V}$		
t <sub>S</sub>	Setup Time, U/D	50			ns			
t <sub>S</sub>	Setup Time, CET, CEP	32			ns			
th	Hold Time, Any Inputs	0			ns			





**DESCRIPTION** — The SN54LS/74LS604 thru SN54LS/74LS607 are multiplexed latches designed for storing data from two input buses, A and B, and providing the stored data from either the A or B register to the output bus.

Data is loaded by the clock on the positive going transition (low-level to high-level). Control of the active and high impedance states of the outputs is also on the clock pin. The outputs are in the HIGH impedance or OFF state when the clock pin is LOW and the outputs are enabled when the clock pin is HIGH.


The SN54LS/74LS604 and 605 are designed for high speed operation and the SN54LS/74LS606 and 607 are designed to eliminate decoding voltage spikes. The SN54LS/74LS 604 and 606 have 3-state outputs while the SN54LS/74LS605 and 607 are open collector.

# **BLOCK DIAGRAM** SELECT (2) CLOCK (1) A1 (3) B1 (4) A2 (5) B2 (6) A3 (7) B3 (8) A4 <sup>(9)</sup> B4 (10) A5 (27 B5 (26) A6 (25) B6 (24) A7 (23) B7 (22) A8 (21) B8 (20

SN54LS/74LS604 SN54LS/74LS605 SN54LS/74LS606 SN54LS/74LS607

## OCTAL 2-INPUT MULTIPLEXED LATCHES

LOW POWER SCHOTTKY



#### **FUNCTION TABLE**

	1	OUTPUTS		
A1-A8	B1-B8	Y1-Y8		
A data	B data	L	+	B data
A data	B data	Н	<b>+</b>	A data
Х	X	×	L	Z or Off
X	×	L	н	B register stored data
X	x	н	н	A register stored data

H = high level (steady state) X = irrelevant L = low level (steady state) Z = high-impedance state

Off = H if pull-up resistor is connected to open-collector output

♦= transition from low to high level

## SN54LS/74LS604 • SN54LS/74LS606

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0 .	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lOL	Output Current — Low	54 74			12 24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS
STIVIBUL	FANAIVIETER	`	MIN TYP MAX		UNITS	1231 CONDITIONS	
VIH	Input HIGH Voltage		2.0			٧	Guaranteed Input HIGH Voltage for All Inputs
		54			0.7	.,	Guaranteed Input LOW Voltage for
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs
V <sub>IK</sub>	Input Clamp Diode Voltag	je	i	-0.65	-15	٧	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$
		54	2.4	3.4		<b>V</b>	$V_{CC} = MIN, I_{OH} = MAX, V_{IN} = V_{IH}$
Voн	Output HIGH Voltage	74	2.4	3.1		V	or V <sub>IL</sub> per Truth Table
		54,74		0.25	0.4	٧	I <sub>OL</sub> = 12 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,
VOL	Output LOW Voltage	74		0.35	0.5	V	IOL = 24 mA VIN = VIL or VIH per Truth Table
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_0 = 2.4 V$
lozL	Output Off Current LOW				-20	μΑ	$V_{CC} = MAX, V_0 = 0.4 V$
					20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$
lн	Input HIGH Current				-0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V
li L	Input LOW Current	A,B			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V
'IL	mpat 2017 Current	CK, Select			-02	mA	
los	Short Circuit Current		-30		-130	mA	V <sub>CC</sub> = MAX
lcc	Power Supply Current				70	mA	V <sub>CC</sub> = MAX

## AC CHARACTERISTICS: TA = 25°C

0.4.00		LS604			LS606 LIMITS				
SYMBOL	PARAMETER	LIMITS		UNITS				TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX		
<sup>t</sup> PLH <sup>t</sup> PHL	Select A/ $\overline{B}$ , Data: A = H, B = L		15 23	25 35		36 16	50 30	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Select A/B̄, Data: A = L, B = H		31 19	45 30		22 22	35 35	ns	$V_{CC} = 5.0 \text{ V}$ $C_L = 45 \text{ pF},$
<sup>t</sup> PZH <sup>t</sup> PZL	Clock to Output		19 27	30 40		27 35	40 50	ns	$R_L = 667 \Omega$
<sup>t</sup> PLZ <sup>t</sup> PHZ	Clock to Output		20 15	30 25		20 15	30 25	ns	C <sub>L</sub> = 5.0 pF

## AC SETUP REQUIREMENTS: $T_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{\scriptsize C}$

CVMBOL	PARAMETER LIMITS UNI		UNITS	CONDITIONS				
SYMBOL	PARAIVIETER	MIN	TYP	MAX	UNITS	CONDITIONS		
tw	Clock Pulse Width	20			ns			
t <sub>S</sub>	Setup Time	20			ns	V <sub>CC</sub> = 5.0 V		
th	Hold Time	0			ns			

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
V <sub>OH</sub>	Output Voltage — High	54,74			5.5	V
lor	Output Current — Low	54 74			12 24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMBOL	DADAMETE			LIMITS		LINITC	TEST CONDITIONS		
SYMBOL	PARAMETEI	٦	MIN	TYP	MAX	UNITS			
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	Guaranteed Input HIGH Voltage fo All Inputs	
.,		54			0.7			put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	ge		-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
loн	Output HIGH Current	54,74			250	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
		54,74		0.25	0.4	<b>V</b>	I <sub>OL</sub> = 12 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,	
V <sub>OL</sub>	Output LOW Voltage	74		0.35	0.5	٧	I <sub>OL</sub> = 24 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
					20	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7 V	
lн	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 7.0 V	
  լլ	Input LOW Current	A,B			-0.4	mA	V <sub>CC</sub> = MAX, \	/ini = 0.4 V	
'IL	mpat 2011 current	CK, Select			-0.2	mA	7 *(( - 1/1/2/, 1	, IIV 0 4	
lcc	Power Supply Current	-			60	mA	V <sub>CC</sub> = MAX		

## AC CHARACTERISTICS: $T_A = 25$ °C


0/44001		LS605				LS607			TEGT CONDITIONS	
SYMBOL	PARAMETER		LIMITS		LIMITS			UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
tPLH tPHL	Select A/B̄, Data: A = H, B = L		28 28	40 40		51 21	70 30	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PLH <sup>t</sup> PHL	Select A/ $\overline{B}$ , Data: A = L, B = H		39 25	60 40		28 28	40 40	ns	$C_L = 45 \text{ pF},$ $R_L = 667 \Omega$	
<sup>t</sup> PLH <sup>t</sup> PHL	Clock to Output		27 25	40 40		30 32	45 45	ns		

## AC SETUP REQUIREMENTS: $T_A = 25$ °C

CVAADOL	DARAMETER		LIMITS		LINUTC	CONDITIONS		
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS		
tw	Clock Pulse Width	20			ns			
t <sub>S</sub>	Setup Time	20			ns	V <sub>CC</sub> = 5.0 V		
th	Hold Time	0			ns			




DESCRIPTION — The SN54LS/74LS620 thru SN54LS/74LS623 series are octal bus transceivers designed for asynchronous two-way communication between data buses. Control function implementation allows maximum timing flexibility. Enable inputs may be used to disable the device so that buses are effectively isolated. Depending on the Logic Levels at the enable inputs, Data transmission is allowed from the A bus to the B bus or from the B bus to the A bus. The dual-enable configuration gives the LS620 thru LS623 the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled all other data sources to the two sets of bus lines (16 in all) will remain at their last states. The 8-bit codes appearing on the two sets of buses will be identical for the LS621 and LS623 devices or complementary for the LS620 and LS622.



# SN54LS/74LS620 SN54LS/74LS621 SN54LS/74LS622 SN54LS/74LS623

#### **OCTAL BUS TRANSCEIVERS**

LOW POWER SCHOTTKY



## **FUNCTION TABLE**

ENABLE	INPUTS	OPER	RATION				
ĞВА	GAB	LS620, LS622	LS621, LS623				
L	L	B data to A bus	B data to A bus				
Н	Н	Ā data to B bus	A data to B bus				
Н	L	Isolation	Isolation				
Ļ	Н	B data to A bus, A data to B bus	B data to A bus, A data to B bus				

H = high level, L = low level, X = irrelevant

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
lOL	Output Current — Low	54 74			12 24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	BA	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PA	KAIVIETEK		MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Vo	Itage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
			54			0.5	.,	Guaranteed Input LOW Voltage for		
VIL	Input LOW Vol	tage	74			0.6	V	All Inputs		
$v_{T+}-v_{T-}$	Hysteresis			0.2	0.4		V	V <sub>CC</sub> = MIN		
V <sub>IK</sub>	Input Clamp Diode Voltage,				-0.65	-1.5	٧	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
Vон	Output HIGH V	/oltage	54,74	2.4	3.4		٧	$V_{CC} = MIN, I_{OH} = -3.0 \text{ mA}$		
•ОП	output man	onago	54,74	2.0			V	$V_{CC} = MIN, I_{OH} = MAX$		
			54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,		
VOL	Output LOW V	oltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table		
lozh	Output Off Cur	rent HIGH				20	μΑ	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 2.4 V		
lozL	Output Off Cur	rent LOW				-400	μΑ	$V_{CC} = MAX, V_{OUT} = 4.0 V$		
		A or B, GB	or GAB			20	μΑ	$V_{CC} = MAX$ , $V_{IN} = 2.7 V$		
۱н	Input HIGH	GBA or GA	В			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V		
	Current	A or B				0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 5.5 V$		
I <sub>I</sub> L	Input LOW Cui	rrent				-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
los	Short Circuit C	urrent		-40		-225	mA	V <sub>CC</sub> = MAX		
	Power Supply Total Output					70				
lcc	Total, Output	LOW				90	mA	V <sub>CC</sub> = MAX		
	Total at HIGH	Z				95	]			

## AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

			LS620			LS623				
SYMBOL	PARAMETER		LIMITS			LIMITS		UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay A to B		6.0 8.0	10 15		8.0 11	15 15	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay B to A		6.0 8.0	10 15		8.0 11	15 15	ns	$C_L = 45 pF$ ,	
<sup>t</sup> PZL <sup>t</sup> PZH	Output Enable Time GBA to A		31 23	40 40		31 26	40 40	ns	$R_L = 667 \Omega$	
<sup>t</sup> PZL <sup>t</sup> PZH	Output Enable Time GAB to B		31 23	40 40		31 26	40 40	ns		
<sup>t</sup> PLZ <sup>t</sup> PHZ	Output Disable Time GBA to A		15 15	25 25		15 15	25 25	ns	C <sub>L</sub> = 5.0 pF	
<sup>t</sup> PLZ <sup>t</sup> PHZ	Output Disable Time GAB to B		15 15	25 25		15 15	25 25	ns	G <sub>L</sub> = 3.0 μι	

## **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VOH	Output Voltage — High	54,74			5.5	mA
lor	Output Current — Low	54 74			12 24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETER		MIN	TYP	MAX	UNITS	1201 COMBINIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,		54			0.5	.,	Guaranteed Input LOW Voltage for		
VIL	Input LOW Voltage	74			0.6	V	All Inputs		
V <sub>T+</sub> V <sub>T-</sub>	A or B Input		0.2	0.4		V	V <sub>CC</sub> = MIN		
VIK	Input Clamp Diode Voltag	e		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
ЮН	Output HIGH Current	54,74			100	μΑ	$V_{CC} = MIN, V_{OH} = MAX$		
.,		54,74		0.25	0.4	V	$I_{OL} = 12 \text{ mA}  V_{CC} = V_{CC} \text{ MIN},$		
VOL	Output LOW Voltage	74		0.35	0.5	V	IOL = 24 mA VIN = VIL or VIH per Truth Table		
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$		
ΙΗ	Input HIGH Current				+0.1	mA	$V_{CC} = MAX, V_{IN} = 7.0 V$		
IIL	Input LOW Current			1	-0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 0.4 V$		
lcc	Power Supply Current Total, Output HIGH				70	mA	V <sub>CC</sub> = MAX		
	Total, Output LOW				90	mA	V <sub>CC</sub> = MAX		

## AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

			LS621			LS622					
SYMBOL	PARAMETER		LIMITS			LIMITS		UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX				
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay A to B		17 16	25 25		19 14	25 25	ns			
<sup>†</sup> PLH <sup>†</sup> PHL	Propagation Delay B to A		17 16	25 25		19 14	25 25	ns	C <sub>L</sub> = 45 pF,		
<sup>t</sup> PLH <sup>t</sup> PHL	Output Disable Time GBA to A		23 34	40 50		26 43	40 60	ns	$R_L = 667 \Omega$		
<sup>t</sup> PLH <sup>t</sup> PHL	Output Disable Time GAB to B		25 37	40 50		28 39	40 60	ns			



**DESCRIPTION** — These octal bus transceivers are designed for asynchronous two-way communication between data buses. Control function implementation minimizes external timing requirements. These circuits allow data transmission from the A bus to B or from the B bus to A bus depending upon the logic level of the direction control (DIR) input. Enable input ( $\overline{\mathbb{G}}$ ) can disable the device so that the buses are effectively isolated.

DEVICE	OUTPUT	LOGIC
LS640	3-State	Inverting
LS641	Open-Collector	True
LS642	Open-Collector	Inverting
LS643	3-State	True and Inverting
LS644	Open-Collector	True and Inverting
LS645	3-State	True

#### **FUNCTION TABLE**


CON	TROL		OPERATION								
INPUTS		LS640	LS641	LS643							
Ğ	DIR	LS642	LS645	LS644							
L	L	B data to A bus	B data to A bus	B data to A bus							
L	Н	Ā data to B bus	A data to B bus	Ā data to B bus							
Н	Х	Isolation	Isolation	Isolation							

H = High level, L = low level, X = irrelevant

# SN54LS/74LS640 thru SN54LS/74LS645

## **OCTAL BUS TRANSCEIVERS**

LOW POWER SCHOTTKY



## SN54LS/74LS640 • SN54LS/74LS643 • SN54LS/74LS645

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4 5 4 75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	- 55 0	25 25	125 70	°C
loн	Output Current — High	54,74			-3.0	mA
		54 74			-12 -15	mA
loL	Output Current — Low	54 74			12 24	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETE	,		LIMITS		UNITS	TECT	CONDITIONS	
STIVIBUL	PARAMETER	1	MIN	TYP	MAX	UNITS	1231 3311311313		
VIH	Input HIGH Voltage		20			V	Guaranteed In All Inputs	put HIGH Voltage for	
. ,		54			0.5	,,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.6	\ \	All Inputs		
VIK	Input Clamp Diode Volta	ge		-0 65	-15	V	V <sub>CC</sub> = MIN, I <sub>I</sub>	N = -18 mA	
Vон	Output HIGH Voltage	54,74	2 4	3 4		V	V <sub>CC</sub> = MIN, I <sub>C</sub>	OH = −3 0 mA	
VОН	Output man voltage	54,74	2.0			V	V <sub>CC</sub> = MIN, I <sub>C</sub>	DH = MAX	
		54,74		0 25	04	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$	
VOL	Output LOW Voltage	74		0 35	05	V	I <sub>OL</sub> = 24 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
<sup>l</sup> ozh	Output Off Current HIGH	_ <b>.</b>			20	μΑ	V <sub>CC</sub> = MAX, V	V <sub>OUT</sub> = 2.4 V	
lozL	Output Off Current LOW				-400	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>OUT</sub> = 0.4 V	
		A or B, DIR or G			20	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2 7 V	
۱н	Input HIGH Current	DIR or G			01	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 7.0 V	
		A or B			0.1	mA	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 5.5 V	
ll I	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 0.4 V	
los	Output Short Circuit Cur	rent	-40		-225	mA	V <sub>CC</sub> = MAX		
loo	Power Supply Current Total Output HIGH				70	mA	Va	$o = M\Delta Y$	
cc	Total Output LOW			90	] '''	$V_{CC} = MAX$			
	Total at HIGH Z				95	1			

## AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

	PARAMETER							TECT CONDITIONS					
SYMBOL		L\$640				LS643		LS645		5	UNITS	TEST CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, A to B		6.0 8.0	10 15		6.0 9.0	10 15		8.0 11	15 15	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, B to A		6.0 8.0	10 15		8.0 11	15 15		8.0 11	15 15	ns	$C_{L} = 45 \text{ pF},$	
<sup>t</sup> PZL <sup>t</sup> PZH	Output Enable Time G, DIR to A		31 23	40 40		32 27	45 40		31 26	40 40	ns	$R_L = 667 \Omega$	
<sup>t</sup> PZL <sup>t</sup> PZH	Output Enable Time G, DIR to B		31 23	40 40		32 23	45 40		31 26	40 40	ns		
<sup>t</sup> PLZ <sup>t</sup> PHZ	Output Disable Time G, DIR to A		15 15	25 25		15 15	25 25		15 15	25 25	ns	$C_1 = 5.0  pF$	
<sup>t</sup> PLZ <sup>t</sup> PHZ	Output Disable Time G, DIR to B		15 15	25 25		15 15	25 25		15 15	25 25	ns	од 3.0 рг	

# 5

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
VOH	Output Voltage — High	54,74			5.5	V
loL	Output Current — Low	54 74			12 24	mA

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

CVMDOL	DARAMETER		LIMITS			UNITS	TEST CONDITIONS		
SYMBOL	PARAMETER	FANAIVIETEN			MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage All Inputs		
		54			0.5	.,	1	put LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.6	V	All inputs		
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA		
ГОН	Output HIGH Current	54,74			100	μΑ	V <sub>CC</sub> = MIN, V	OH = MAX	
	Output LOW Voltage	54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL		74		0.35	0.5	٧	I <sub>OL</sub> = 24 mA	VIN = VIL or VIH per Truth Table	
				{	20	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7 V	
lн	Input HIGH Current				-0.1	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 7.0 V	
l <sub>IL</sub>	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, \	/IN = 0.4 V	
	Power Supply Current Total, Output HIGH				70	mA	V <sub>CC</sub> = MAX		
lcc	Total, Output LOW				90	mA	V <sub>CC</sub> = MAX		
	Total at HIGH Z			95	mA	V <sub>CC</sub> = MAX			

## **AC CHARACTERISTICS:** $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

			LIMITS										
SYMBOL	PARAMETER		LS641 LS642				LS644		UNITS	TEST CONDITIONS			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
tPLH tPHL	Propagation Delay, A to B		17 16	25 25		19 14	25 25		17 14	25 25	ns		
tPLH tPHL	Propagation Delay, B to A		17 16	25 25		19 14	25 25		19 16	25 25	ns	C <sub>L</sub> = 45 pF,	
tPLH tPHL	Propagation Delay, G, DIR to A		23 34	40 50		26 43	40 60		26 43	40 60	ns	R <sub>L</sub> = 667 Ω	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, G, DIR to B		25 37	40 50		28 39	40 60		25 37	40 50	ns		



DESCRIPTION — The SN54LS/74LS668 and SN54LS/74LS669 are synchronous 4-bit up/down counters. The LS668 is a decade counter and the LS669 is a 4-bit binary counter. For high speed counting applications, these presettable counters feature an internal carry lookahead for cascading purposes. By clocking all flip-flops simultaneously so the outputs change coincident with each other (when instructed to do so by the count enable inputs and internal gating) synchronous operation is provided. This helps to eliminate output counting spikes, normally associated with asynchronous (ripple-clock) counters. The four master-slave flip-flops are triggered on the rising (positive-going) edge of the clock waveform by a buffered clock input.

Circuitry of the load inputs allows loading with the carry-enable output of the cascaded counters. Because loading is synchronous, disabling of the counter by setting up a low level on the load input will cause the outputs to agree with the data inputs after the next clock pulse.

Cascading counters for N-bit synchronous applications are provided by the carry look-ahead circuitry, without additional gating. Two countenable inputs and a carry output help accomplish this function. Countenable inputs ( $\overline{P}$  and  $\overline{T}$ ) must both be low to count. The level of the up-down input determines the direction of the count. When the input level is low, the counter counts down, and when the input is high, the count is up. Input  $\overline{T}$  is fed forward to enable the carry output. The carry output will now produce a low level output pulse with a duration = equal to the high portion of the  $Q_A$  output when counting up and when counting down = equal to the low portion of the  $Q_A$  output. This low level carry pulse may be utilized to enable successive cascaded stages. Regardless of the level of the clock input, transitions at the  $\overline{P}$  or  $\overline{T}$  inputs are allowed. By diode-clamping all inputs, transmission line effects are minimized which allows simplification of system design.

Any changes at control inputs (ENABLE  $\overline{P}$ , ENABLE  $\overline{T}$ , LOAD, UP/DOWN) will have no effect on the operating mode until clocking occurs because of the fully independant clock circuits. Whether enabled, disabled, loading or counting, the function of the counter is dictated entirely by the conditions meeting the stable setup and hold times.


# PROGRAMMABLE LOOK-AHEAD UP/DOWN BINARY/DECADE COUNTERS

- FULLY SYNCHRONOUS OPERATION FOR COUNTING AND PROGRAMMING
- INTERNAL LOOK-AHEAD FOR FAST COUNTING
- CARRY OUTPUT FOR n-BIT CASCADING
- FULLY INDEPENDENT CLOCK CIRCUIT
- BUFFERED OUTPUTS

# SN54LS/74LS668 SN54LS/74LS669

# SYNCHRONOUS 4-BIT UP/DOWN COUNTERS


LOW POWER SCHOTTKY



### SN54LS/74LS669

# BLOCK DIAGRAMS CLOCK (2) U/D (1) LOAD (9) ENABLE (7) ENABLE (7) DATA A (3) DATA A (3) DATA D (6) DATA D (6) (15) RIPPLE CARRY OUTPUT

SN54LS/74LS668



### SN54LS/74LS668 • SN54LS/74LS669

### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	DADAMETE	PARAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAIVIETE	n	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			٧	Guaranteed In All Inputs	put HIGH Voltage for	
		54	]		0.7			put LOW Voltage for	
$V_{IL}$	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Volta	ge		-0.65	-1.5	V	VCC = MIN, III	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
		54	2.5	3.5		V		$H = MAX, V_{IN} = V_{IH}$	
VOH	Output HIGH Voltage	74	2.7	3.5		V	or V <sub>IL</sub> per Truth Table		
	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$	$V_{CC} = V_{CC} MIN,$	
V <sub>OL</sub>		74		0.35	0.5	V	$I_{OL} = 8.0 \text{ mA}$	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
		Others			20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$		
		Load			40	μΑ	VCC = 101AX, VIN = 2.7 V		
lН	Input HIGH Current	Others			0.1	mA	V <sub>CC</sub> = MAX, V	/w = 70V	
		Load			0.2	mA		IIV - 7.0 V	
IIL	Input LOW Current	Others			-0.4	mA	V <sub>CC</sub> = MAX, V	/w = 0.4 V	
'IL	Imput 2011 Current	Load			-0.8	mA	7 VCC - IVIAX, V	IN - 0.4 V	
los	Short Circuit Current		-20		-100	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply Current				34	mA	V <sub>CC</sub> = MAX		


### AC CHARACTERISTICS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

CVAROL	DADAMETER		LIMITS		LINUTC	TEST COMPLETIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	25	32		MHz	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to RCO		26 40	40 60	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Clock to Any Q		18 18	27 27	ns	$C_L = 15 pF$
tPLH tPHL	Enable to RCO		11 29	17 45	ns	·
tPLH tPHL	U/D to RCO		22 26	35 40	ns	


## AC SETUP REQUIREMENTS: $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$

SYMBOL	PARAMETER		LIMITS			TEST COMPITIONS	
STIVIBUL	MIN TYP MAX		UNITS	TEST CONDITIONS			
tw	Clock Pulse Width	20			ns		
t <sub>S</sub>	Data Setup Time	20			ns		
t <sub>S</sub>	Enable Setup Time	35			ns	$V_{CC} = 5.0 \text{ V}$	
t <sub>S</sub>	Load Setup Time	25			ns	•66 5.5 •	
ts	U/D̄ Setup Time	30			ns		
th	Hold Time, Any Input	0			ns		

### PARAMETER MEASUREMENT INFORMATION



## VOLTAGE WAVEFORMS





**DESCRIPTION** — The TTL/MSI SN54LS/74LS670 is a high-speed, low-power 4 x 4 Register File organized as four words by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.

The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The SN54LS/74LS170 provides a similar function to this device but it features open-collector outputs.

- SIMULTANEOUS READ/WRITE OPERATION
- **EXPANDABLE TO 512 WORDS BY n-BITS**
- TYPICAL ACCESS TIME OF 20 ns
- 3-STATE OUTPUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW

PIN	NΔ	MES	

	HIGH	LOW
Data Inputs	0.5 U.L.	0.25 U.L.
Write Address Inputs	0.5 U.L.	0.25 U.L.
Write Enable (Active LOW) Input	1.0 U.L.	0.5 U.L.
Read Address Inputs	0.5 U.L.	0.25 U.L.
Read Enable (Active LOW) Input	1.5 U.L.	0.75 U.L.
Outputs (Note b)	65(25) U.L.	15(7.5) U.L.

LOADING (Note a)

### NOTES:

01-04

D1-D4

EW RA, RB ER


WA, WB

- a. 1 TTL Unit Load (U.L.) =  $40 \,\mu\text{A}$  HIGH/1.6 mA LOW.
- b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5.0 U.L. for Commercial (74) Temperature Ranges. The Output HIGH drive factor is 25 U.L. for Military and 65 U.L. for Commercial Temperature Ranges.


# SN54LS670 SN74LS670

# 4 x 4 REGISTER FILE WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY



### CONNECTION DIAGRAM DIP (TOP VIEW)




J Suffix — Case 620-08 (Ceramic) N Suffix — Case 648-05 (Plastic)

### NOTE:

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

### LOGIC DIAGRAM



$$\bigcirc$$
 = Pin Numbers  
V<sub>CC</sub> = Pin 16  
GND = Pin 8

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
lor	Output Current — Low	54 74			12 24	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS			TEST CONDITIONS	
STIMBOL	PARAMETER		MIN	TYP	MAX	UNITS	1651	
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for
.,	1	54			0.7	V		put LOW Voltage for
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, III	N = −18 mA
		54	2.4	3.4		V		$_{OH} = MAX, V_{IN} = V_{IH}$
VOH	Output HIGH Voltage	74	2.4	3.1		٧	or V <sub>IL</sub> per Truth Table	
.,	0	54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$
VOL	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	VIN = VIL or VIH per Truth Table
lozh	Output Off Current HIGH				20	μΑ	$V_{CC} = MAX, V_0 = 2.4 V$	
lozL	Output Off Current LOW				-20	μΑ	V <sub>CC</sub> = MAX, \	<sub>0</sub> = 0.4 V
	Input HIGH Current D, R, W Ē <sub>W</sub> Ē <sub>R</sub>				20 40 60	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7 V
ΊΗ	D, R, W E <sub>W</sub> E <sub>R</sub>				0.1 0.2 0.3	mA	V <sub>CC</sub> = MAX, \	γ <sub>IN</sub> = 7.0 V
IIL	Input LOW Current D, R, W Ē <sub>W</sub> Ē <sub>R</sub>				-0.4 -0.8 -1.2	mA	V <sub>CC</sub> = MAX, \	′ <sub>IN</sub> = 0.4 V
los	Short Circuit Current		-30		-130	mA	$V_{CC} = MAX$	
lcc	Power Supply Current				50	mA	V <sub>CC</sub> = MAX	

## AC CHARACTERISTICS: $T_A = 25^{\circ}C$

SYMBOL	DADAMETER	PARAMETER LIMITS UN		UNITS	CONDITIONS	
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	CONDITIONS
tPLH tPHL	Propagation Delay, R <sub>A</sub> or R <sub>B</sub> to Output		23 25	40 45	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{E}_W$ to Output		26 28	45 50	ns	$V_{CC} = 5.0 V$ $C_L = 45 pF$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Data to Output		25 23	45 40	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		15 22	35 40	ns	
tPLZ tPHZ	Output Disable Time		16 30	35 50	ns	$C_L = 5.0  pF$

## AC SETUP REQUIREMENTS: $T_{\mbox{\scriptsize A}} = 25 \mbox{°C}$

SYMBOL	DADAMETER		LIMITS		UNITS	TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS			
tw	Pulse Width	25			ns			
t <sub>S</sub>	Setup Time, (D)	10			ns			
t <sub>S</sub>	Setup Time, (W)	15			ns			
th	Hold Time (D)	15			ns	$V_{CC} = 5.0 \text{ V}$		
th	Hold Time (W)	5.0			ns			
t <sub>rec</sub>	Recovery Time	25			ns			

### AC WAVEFORMS




Fig. 2

Fig. 1




Fig. 3

# MOTOROLA SCHOTTKY TTL DEVICES



**DESCRIPTION** — The SN54LS/74LS673 and SN54LS/74LS674 are 3-state 16-bit shift registers.

The LS673 is a 16-bit shift register and a 16-bit storage register in a single package. Serial entry and/or data reading is accomplished via a 3-state input/output (SER/Q15) port to the shift register.

Since the storage register is connected in a parallel data loop with the shift register, it may be asynchronously cleared by taking the storeclear input to a low state. The storage register may be parallel loaded with data from the shift register to provide status of the shift register via the parallel outputs. Upon command, the shift register may be parallel loaded with storage register data.

When a high logic level exists at the chip-select ( $\overline{CS}$ ) input, both the shift register and storage register clocks are disabled, and the SER/Q15 is placed in a high impedance state. The store-clear function is not disabled by the chip-select.

CAUTION! To prevent false clocking of either the shift register or storage register via the chip-select input, the shift clock should be low during low-to-high transistion and the store clock should be low during the high-to-low transistion of chip-select.

The LS674 is a 16-bit parallel-in, serial-out shift register. Access for serial data entry or reading the shift register word in a recirculating loop is provided by a 3-state input/output (SER/Q15) port.

The LS674 has four basic modes of operation:


- Hold
- 2. Write
- 3. Read
- 4. Load

CAUTION! Transistion from low-to-high level at the chip-select input should be made only when the clock input is low to avoid false clocking.

# SN54LS/74LS673 SN54LS/74LS674

### 16-BIT SHIFT REGISTERS

LOW POWER SCHOTTKY



### **FUNCTION TABLES**

### SN54LS/74LS673

		INPUT	s		050/		SHIFT REGIS	STER FUNCTIONS		STORAGE	REGISTER
ĈŜ	R/W	SH CLK	STRCLR	MODE/	SER/ Q15	SHIFT	READ FROM	WRITE INTO	PARALLEL LOAD	FUNC	LOAD
		L		SINCLK		ļ	SCHIAL OUTFUT	JENIAL GOTFOT	LOAD	CLEAR	LUAD
Н	Х	Х	X	Х	Z	NO	NO	NO	NO		NO
Х	Х	×	L	Х						YES	
L	L	•	X	Х	Z	YES	NO	YES	NO		
L	Н	X	X	Х	Q15		YES	NO	l	1	NO
L	н		X	L	Q14n	YES	YES	NO	NO	1	NO
L	Н	į.	L	Н	L	NO	YES		YES	YES	NO
L	н	+	н	н	Y15n	NO	YES		YES	NO	NO
L	L	×	Н	t	Z		NO		NO	NO	YES

### SN54LS/74LS674

	INI	PUTS		SER/	
ĊŚ	R/W	MODE	CLK	Q15	OPERATION
Н	Х	Х	X	Z	Do nothing
L	L	Х	ŧ	Z ·	Shift and write (serial load)
L	Н	L	ŧ	Q14n	Shift and read
L	Н	Н	+	P15	Parallel load

H = high level (steady state)

L = low level (steady state)

† = transition from low to high level ↓ = transition from high to low level

X = irrelevant (any input including transitions)


Z = high impedance, input mode

Q14n = content of 14th bit of the shift register before the most recent ↓ transition of the clock.

Q15 = present content of 15th bit of the shift register Y15n = content of the 15th bit of the storage register

before the most recent  $\downarrow$  transition of the clock. P15 = level of input P15

### **BLOCK DIAGRAMS**



5

SYMBOL	PARAME	ETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage		54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range		54 74	-55 0	25 25	125 70	°C
10Н	Output Current — High	SER/Q15 SER/Q15	54 74			-1.0 -2.6	mA
loL	Output Current — Low	SER/Q15 SER/Q15	54 74			12 24	mA
ЮН	Output Current — High	Y0-Y15	54,74			-0.4	mA
lor	Output Current — Low	Y0-Y15 Y0-Y15	54 74			4.0 8.0	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER			LIMITS		UNITS	TEST	CONDITIONS		
3 TIVIDUL	FARAIVIETER		MIN	TYP	MAX	UNITS	1531			
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for		
		54			0.7	.,		put LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	V	All Inputs			
V <sub>IK</sub>	Input Clamp Diode Voltag	е		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>II</sub>	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
Vон	Output HIGH Voltage	54	2.4	3.2		V	Voc = MIN Ic	$V_{CC} = MIN, I_{OH} = MAX$ $V_{CC} = MIN, I_{OH} = MAX$		
VUН	SER/Q15	74	2.4	3.2		V	7 .00 - 101114, 10			
Voн	Output HIGH Voltage	54	2.5	3.4		V	Voc = MIN Ic			
VОН	Y0-Y15	74	2.7	3.4		V	VCC = WIIV, IOH = WAX			
.,		54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	$V_{CC} = V_{CC} MIN,$		
OL Output L	Output LOW Voltage	74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	VIN = VIL or VIH per Truth Table		
lozh	Output Off Current HIGH				40	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>OUT</sub> = 2.4 V		
lozL	Output Off Current LOW				-400	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>OUT</sub> = 0.4 V		
lін	Input HIGH Current	Others SER/Q15			20 40	μΑ	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 2.7 V		
'IH	input riidir current	Others SER/Q15			0.1 0.1	mA	V <sub>CC</sub> = MAX, V V <sub>CC</sub> = MAX, V			
liL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, \	/ <sub>IN</sub> = 0.4 V		
los	Short Circuit Current	YO-Y15 LS673	-20		-100	mA	V <sub>CC</sub> = MAX			
		SER/Q15	-30		-130	mA	7			
		LS674			40					
lcc	Power Supply Current	LS673			80	mA	V <sub>CC</sub> = MAX			

AC CHARACTERISTICS:  $T_{\mbox{\scriptsize A}} = 25 \mbox{°C}$ 

SYMBOL	PARAMETER			LIN	IITS			UNITS	TEST CONDITIONS
STIVIBUL	PARAIVIETER		LS673			LS674		UNITS	1EST CONDITIONS
		MIN	TYP	MAX	MIN	TYP	MAX		
fMAX	Maximum Clock Frequency	20	28		20	28		MHz	
tPLH tPHL	Propagation Delay, MODE/STRCLK to Y0-Y15		28 30	45 45				ns	
<sup>t</sup> PHL	Propagation Delay, STRCLR to Y0-Y15		25	40				ns	V <sub>CC</sub> = 5.0 V
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, SH CLK to SER/Q15		21 26	33 40					$C_L = 45 \text{ pF},$ $R_L = 667\Omega$
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, CLK to SER/Q15					21 26	33 40	ns	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time, $\overline{\text{CS}}$ , R/ $\overline{\text{W}}$ to SER/Q15		30 30	45 45		30 30	45 45	ns	
<sup>t</sup> PLZ <sup>t</sup> PHZ	Output Disable Time, $\overline{CS}$ , R/ $\overline{W}$ to SER/Q15		25 25	40 40		25 25	40 40	ns	C <sub>L</sub> = 5.0 pF

AC SETUP REQUIREMENTS:  $T_A = 25$ °C

SYMBOL	PARAMETER		LIMITS			TEST CONDITIONS		
STIVIBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS		
tw	Clock Clear Pulse Width	20			ns			
t <sub>S</sub>	Setup Time, SER/Q15, P0-P15	20			ns	V <sub>CC</sub> = 5.0 V		
t <sub>S</sub>	Setup Time, MODE, R/W, CS	35			ns	VCC 5.5 V		
th	Hold Time, Any Input	0			ns			

**DESCRIPTION** — The SN54LS/74LS682 thru SN54LS/74LS689 are 8-bit magnitude comparators. These device types are designed to perform comparisons between two eight-bit binary or BCD words. All device types provide  $\overline{P} = \overline{Q}$  outputs and the LS682 thru LS687 have  $\overline{P} > \overline{Q}$  outputs also.

The LS682, LS684, LS686 and LS688 are totem pole devices. The LS683, LS685, LS687 and LS689 are open-collector devices.

The LS682 and LS683 have a 20  $k\Omega$  pullup resistor on the Q inputs for analog or switch data.

TYPE	$\overline{P} = \overline{Q}$	$\overline{P > Q}$	OUTPUT ENABLE	OUTPUT CONFIGURATION	PULLUP
LS682	yes	yes	no	totem-pole	yes
LS683	yes	yes	no	open-collector	yes
LS684	yes	yes	no	totem-pole	no
LS685	yes	yes	no	open-collector	no
LS686	yes	yes	yes	totem-pole	no
LS687	yes	yes	yes	open-collector	no
LS688	yes	no	yes	totem-pole	no
LS689	yes	no	yes	open-collector	no

# \$N54L\$/74L\$682 thru \$N54L\$/74L\$689

# 8-BIT MAGNITUDE COMPARATORS

LOW POWER SCHOTTKY

### **FUNCTION TABLE**

	INPUTS		OUTPUTS				
DATA	ENAB	LES					
P, Q	Ğ, <u>G</u> 1	G2	P = Q	$\overline{P > Q}$			
P = Q	L	L	L	Н			
P > Q	L	L	н	L			
P < Q	L	L	н	н			
X	H	Н	Н	н			

H = high level, L = low level, X = irrelevant


CONNECTION DIAGRAMS (TOP VIEW) SN54LS/74LS682 SN54LS/74LS686 SN54LS/74LS687 SN54LS/74LS688 THRU SN54LS/74LS689 SN54LS/74LS685 24 V<sub>CC</sub> P > Q 1 23 Ğ2 P > Q 1 20 V<sub>CC</sub> G1 2 20 V<sub>CC</sub> 19 P = Q PO 3 P0 2 19 P = Q P = 0P0 2 Q0 4 18 Q7 18 Q7 00 3 Q0 3 17 P7 Q1 6 19 NC Q1 5 16 Q6 Q1 16 Q6 6 NC 7 P2 6 15 P6 P2 8 17 P6 Q2 Q5 Q2 7 14 Q5 9 16 Q5 13 P5 P3 8 Q2 13 P5 P3 8 03 9 12 Q4 РЗ 10 03 9 12 Q4 Q3 11 14 04 GND GND NC = no connection J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic) J Suffix — Case 758-01 (Ceramic) N Suffix — Case 724-02 (Plastic) J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54,74			-0.4	mA
lOL	Output Current — Low	54 74			12 24	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAMETER			LIMITS		UNITS	TECT	TEST CONDITIONS		
STIVIBUL	PARAMETER		MIN	TYP	MAX	UNITS	IEST	CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for		
.,		54			0.7			put LOW Voltage for		
VIL	Input LOW Voltage	74			0.8	\ \	All Inputs			
VIK	Input Clamp Diode Voltage	je		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$			
		54	2.5	3.5		V	$\begin{split} & V_{CC} = \text{MIN, I}_{OH} = \text{MAX, V}_{IN} = \text{V}_{IH} \\ & \text{or V}_{IL} \text{ per Truth Table} \\ \\ & I_{OL} = 12 \text{ mA} \\ & I_{OL} = 24 \text{ mA} \\ \end{split} \label{eq:VCC} \begin{aligned} & V_{CC} = V_{CC} \text{ MIN,} \\ & V_{IN} = V_{IL} \text{ or V}_{IH} \\ & \text{per Truth Table} \end{aligned}$			
VOH	Output HIGH Voltage	74	2.7	3.5		V				
		54,74		0.25	0.4	V				
VOL	Output LOW Voltage	74		0.35	0.5	V				
					20	μΑ	$V_{CC} = MAX,$	V <sub>IN</sub> = 2.7 V		
		LS682-Q			0.1	mA	Voc - MAX V	/m = 5.5.V		
lН	Input HIGH Current	Inputs				IIIA	$V_{CC} = MAX, V_{IN} = 5.5 V$			
		Others			0.1	mA	$V_{CC} = MAX,$	V <sub>IN</sub> = 7.0 V		
կլ	Input LOW Current	LS682-Q Inputs			-0.4	mA	V <sub>CC</sub> = MAX,	/INI = 0.4 V		
	Input LOVV Guiront	Others			-0.2	mA	1 .00	, IIV 0:4 A		
los	Short Circuit Current		-30		-130	mA	V <sub>CC</sub> = MAX			
		LS682			70	mA				
lcc	CC Power Supply Current	LS684			65	mA	$V_{CC} = MAX$			
.00	. strs. supply durion	LS686			75	mA	] ''''			
		LS688			65	mA	]			

### **BLOCK DIAGRAMS**



MOTOROLA SCHOTTKY TTL DEVICES

### **BLOCK DIAGRAM**



SN54LS/74LS688, LS689

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
Voн	Output Voltage — High	54,74			5.5	V
lOL	Output Current — Low	54 74			12 24	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	,		LIMITS		UNITS	TEST CONDITIONS	
STIVIBUL	FANAIVIETE	`	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
ViH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
.,		54			0.7		Guaranteed Input LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Volta	ge		-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = −18 mA	
		54			250	μΑ	V <sub>CC</sub> = MIN, V <sub>OH</sub> = MAX	
ЮН	Output HIGH Current	74			100	μΑ	VCC = MIN, VOH = MIZX	
.,	Output LOW Voltage	54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA V <sub>CC</sub> = V <sub>CC</sub> MIN,	
VOL		74		0.35	0.5	٧	IOL = 24 mA VIN = VIL or VIH per Truth Table	
					20	μΑ	$V_{CC} = MAX, V_{IN} = 2.7 V$	
lн	Input HIGH Current	LS683-Q Inputs			0.1	mA	$V_{CC} = MAX$ , $V_{IN} = 5.5 V$	
		Others			0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
ЦL	Input LOW Current	LS683-Q Inputs			-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
·1L	Input 2011 outlone	Others			-0.2	mA	1 100 11, 30, 111 = 0.4 1	
		LS683			70	mA		
lcc	Power Supply Current	LS685			65	mA	V <sub>CC</sub> = MAX	
	Fower Supply Current	LS687			75	mA	7	
		LS689			65	mA	1	

# 5

### AC CHARACTERISTICS: $T_{\mbox{\scriptsize A}} = 25^{\circ} \mbox{\scriptsize C}$

### SN54LS/74LS682

SYMBOL	PARAMETER	LIMITS			UNITS	TEST COMPLIANCE	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	Propagation Delay, P to $\overline{P = Q}$		13 15	25 25	ns		
tPLH tPHL	Propagation Delay, Q to $\overline{P = Q}$		14 15	25 25	ns	$V_{CC} = 5.0 \text{ V}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, P to P>Q		20 15	30 30	ns	$C_L = 45 \text{ pF}$ $R_L = 667 \Omega$	
tPLH tPHL	Propagation Delay, Q to P>Q		21 19	30 30	ns		

### SN54LS/74LS683

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAIMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, P to $\overline{P} = \overline{Q}$		30 20	45 30	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Q to $\overline{P = Q}$		24 23	35 <b>35</b>	ns	$V_{CC} = 5.0 V$ $C_{I} = 45 pF$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, P to $\overline{P > Q}$		31 17	45 30	ns	$R_L = 667 \Omega$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Q to P>Q		30 21	45 30	ns		

### SN54LS/74LS684

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, P to $\overline{P} = Q$		15 17	25 25	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Q to $\overline{P} = Q$		16 15	25 25	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, P to $\overline{P > Q}$		22 17	30 30	ns	$C_L = 45 \text{ pF}$ $R_L = 667 \Omega$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Q to P > Q		24 20	30 30	ns		

### SN54LS/74LS685

SYMBOL	DADAMETED		LIMITS			TEST CONDITIONS	
STIMBUL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, P to $\overline{P = Q}$		30 19	45 35	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		24 23	45 35	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, P to P > Q		32 16	45 35	ns	$C_L = 45 \text{ pF}$ $R_L = 667 \Omega$	
tPLH tPHL	Propagation Delay, Q to P > Q		30 20	45 35	ns		

## AC CHARACTERISTICS: $T_A = 25^{\circ}C$

### SN54LS/74LS686

CVMAROL	DARAMETER		LIMITS		LINITC	TEST COMPLIANCE	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	Propagation Delay, P to $\overline{P = Q}$		13 20	25 30	ns		
tPLH tPHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		13 21	25 30	ns		
tPLH tPHL	Propagation Delay, $\overline{G}$ , $\overline{G1}$ to $\overline{P} = \overline{Q}$		11 19	20 30	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 45 \text{ pF}$	
tPLH tPHL	Propagation Delay, P to P>Q		19 15	30 30	ns	$R_L = 667 \Omega$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Q to P>Q		18 19	30 30	ns		
tPLH tPHL	Propagation Delay, $\overline{G2}$ to $\overline{P > Q}$		21 16	30 25	ns		

### SN54LS/74LS687

CVMDOL	DARAMETER	LIMITS			LINUTC	TECT COMPITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, P to $\overline{P} = \overline{Q}$		24 20	35 30	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $Q$ to $\overline{P} = \overline{Q}$		24 20	35 30	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{G}$ , $\overline{G1}$ to $\overline{P} = \overline{Q}$		21 18	35 30	ns	$V_{CC} = 5.0 \text{ V}$ $C_{I} = 45 \text{ pF}$
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, P to P>Q		24 16	35 30	ns	$C_L = 45 \text{ pr}$ $R_L = 667 \Omega$
tPLH tPHL	Propagation Delay, Q to $\overline{P > Q}$		24 16	35 30	ns	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, G2 to P > Q		24 15	35 30	ns	

### SN54LS/74LS688

SYMBOL	PARAMETER	LIMITS			UNITS	TEST CONDITIONS	
STIVIBUL	PARAIVIETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tPLH tPHL	Propagation Delay, P to $\overline{P} = \overline{Q}$	3	12 17	18 23	ns		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Q to $\overline{P} = \overline{Q}$		12 17	18 23	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 45 \text{ pF}$ $C_{L} = 667.0 \text{ C}$	
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, $\overline{G}$ , $\overline{G1}$ to $\overline{P} = \overline{Q}$		12 13	18 20	ns	$R_L = 667 \Omega$	

### SN/54LS/74LS689

CVAADOL	DADAMETED		LIMITS		LINUTC	TEST CONDITIONS
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS
tPLH tPHL	Propagation Delay, P to $\overline{P} = \overline{Q}$		24 22	40 35	ns	
tPLH tPHL	Propagation Delay, $Q$ to $\overline{P} = \overline{Q}$		24 22	40 35	ns	$V_{CC} = 5.0 \text{ V}$ $C_{L} = 45 \text{ pF}$
tPLH tPHL	Propagation Delay, $\overline{G}$ , $\overline{G1}$ to $\overline{P} = \overline{Q}$		22 19	35 30	ns	$R_L = 667 \Omega$

**DESCRIPTION** — These monolithic devices are programmable, cascadable, modulo-N-counters. The SN54LS/74LS716 can be programmed to divide by any number (N) from 0 thru 9, the SN54LS/ 74LS718 from 0 thru 15.

The parallel enable (PE) input enables the parallel data inputs D0 thru D3. All zeros are entered into the counter by applying a logic "0" level to the master reset ( $\overline{\text{MR}}$ ) and  $\overline{\text{PE}}$  inputs. This causes the counter to stop counting (count = 0). All data inputs are independent of the logic level of

Modulo-N counters are useful in frequency synthesizers, in phaselocked loops, and in other applications where a simple method for frequency division is needed.

### All Types:

Input Loading Factor: Clock,  $\overrightarrow{PE} = 2$ 

D0, D1, D2, D3, Gate = 1  $\overline{MR} = 4$ 

Output Loading Factor = 8

SN54LS/74LS716

n 0 0

Q3 Q2 Q1

0 1 1 1

0 1 1 0

0

0 1 0 0

0 0 1

0 0

0 0

COUNT

9

8

7

6

5

4

3

2

OUTPUT

0 1

0 1

00

1

0 1 0

1

Total Power Dissipation = 85 mW typ/pkg Propagation Delay Time:

Clock to Q3 = 50 ns typ Clock to Bus = 35 ns typ

### SN54LS/74LS718

OUTPUT

0011117		001	PUI		
COUNT	Q3	Q2	Q1	QΟ	
15	1	1	1	1	
14	1	1	1	0	
13	1	1	0	1	
12	1	1	0	0	
11	1	0	1	1	
10	1	0 0 0	1	0	
9	1	0	0	1	
8	1	0	0	0	
7	0	1	1	1	
6	0	1	1	0	
5	0	1	0	1	
4	0	1	0	0	
3	0	0	1	1 0	
2	0	0 0 0	1		
1	0	0	0	1	
0	0	0	0	0	


# SN54LS/74LS716 SN54LS/74LS718

### **PROGRAMMABLE MODULO-N COUNTERS**

LOW POWER SCHOTTKY

### CONNECTION DIAGRAM DIP (TOP VIEW)


 $V_{CC} = Pin 16$  Gnd = Pin 8




J Suffix — Case 620-08 (Ceramic) N Suffix - Case 648-05 (Plastic)

### LOGIC DIAGRAMS

### SN54LS/74LS716




### SN54LS/74LS718



5

### SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



-3.0 V 0.4 V Gnd - tPLH ٧он 1.3 V - VOL Gnd + tPHL · VOH 1.3 V VOL Gnd 3.0 V 1.3 V \_0.4 V <sup>t</sup>PLH ·V<sub>OH</sub> z 1.3 V VOL Gnd

# SWITCHING TIME TEST PROCEDURES ( $T_A = 25^{\circ}$ C) (Letters shown in test columns refer to waveforms.)

				INPUT		OUT	PUT			_
		Clock	ck Gate D0, D1, D2		D3, PE, MR	Bus	Q3	LIMITS		5
TEST	SYMBOL	Pin 6	Pin 4	Pins 5, 11, 14	Pins 2, 3, 10	Pin 12	Pin 1	Min	Max	Unit
Toggle Frequency (Check before measuring propagation delay.)	f <sub>tog</sub>	Т	Т	Gnd	2.5 V	_	U	8.0	_	MHz
Propagation Delay Clock to Bus	<sup>t</sup> PLH	V	V	Gnd	2.5 V	w	_	_	65	ns
Propagation Delay Gate to Q3	tPLH	Υ	Y	Gnd	2.5 V	_	Z	_	35	ns
Propagation Delay Clock 1 to Q3 SN54LS/74LS716 SN54LS/74LS718	<sup>‡</sup> PHL	V	V	Gnd	2.5 V		x	_	45 78	ns ns

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
ТА	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-1.0 -2.6	mA
IOL	Output Current — Low	54 74			12 24	mA

### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS			UNITS	TEST CONDITIONS		
3 TIVIBUL			MIN TYP		MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs		
.,	54				0.7			put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode Voltage	je		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$		
		54	2.4	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> =		
Vон	Output HIGH Voltage	74	2.4	3.5		V	or V <sub>IL</sub> per Trut	h Table	
VOL	Output LOW Voltage	54,74		0.25	0.4	V	I <sub>OL</sub> = 12 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN,	
		74		0.35	0.5	V	I <sub>OL</sub> = 24 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
	Input HIGH Current Data, Clock, Gate Enable MR				20 40 80	μΑ	V <sub>CC</sub> = MAX, V	/ <sub>IN</sub> = 2.7 V	
ІІН	Data, Clock, Gate Enable MR				0.1 0.2 0.4	mA	$V_{CC} = MAX$ , $V_{IN} = 7.0 V$		
liL	Input LOW Current Data, Clock, Gate Enable MR				-0.4 -0.8 -1.6	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V		
	Others		-30		-130	mA			
los	Short Circuit Current	R Output	-1.8		-3.8	mA	$V_{CC} = MAX$		
lcc	Power Supply Current			17	32	mA	V <sub>CC</sub> = MAX		




Fig. 1 — SINGLE-STAGE OPERATION

### **OPERATING CHARACTERISTICS**

Operation of both counters is essentially the same. The SN54LS/74LS716 has a maximum modulus of ten while the SN54LS/74LS718 is capable of dividing by up to sixteen. Minor differences in the programming procedure will be covered in the discussion of cascaded stages.

Suitable connections for operating a single stage are shown in Figure 1, as well as appropriate waveforms. The desired modulus is applied to the data inputs D0, D1, D2, and D3 in binary SN74LS718 or binary coded decimal SN74LS716 positive logic format. If a number greater than nine (BCD 1001) is applied to the SN74LS716 it treats the most significant bit position as a zero; if for example, binary fourteen (1110) were applied to an SN74LS716 the counter would divide by six. BCD eight is programmed in Figure 1. As PE is taken low the states on the parallel inputs are transferred to their respective outputs. Subsequent positive transitions of the input clock will decrement the counter until the all zero state is detected by the bus gate. The resulting positive transition of the bus line is internally inverted and fed back to the preset gating circuitry but does not yet preset the counter since the gate-clock input is still high. As the clock returns to the low state the counter is set to the programmed state, taking the bus line low. The net result is one positive pulse on the bus line for every N clock pulses. The output pulse width is approximately equal to one clock pulse high time.

Operation will continue in this fashion until the data on the programmable inputs is changed. Since the preset circuitry is inhibited except when the counter is in the zero state, preset data may be changed while clocking is occurring. If it is necessary to enter a new number before the counter has reached zero this can be done by momentarily taking  $\overline{PE}$  low. Countdown will continue from the new number on the next positive clock transition.

The counters can be made to divide by 10 (SN74LS716) or 16 (SN74LS718) by inhibiting the preset logic. This may be done by either holding the gate input high or by holding the bus line low.

The normal connections for cascading stages are indicated in Figure 2, with the appropriate waveforms. Note that the gate input of each stage is connected to the clock; all bus outputs are tied to one of the internal pullup resistors, R. The total modulus for cascaded SN74LS716's is determined from  $N_T = N_0 + 10N_1 + 100N_2 + \dots$ ,  $N_T$  for SN74LS718's is given by  $N_T = N_0 + 16N_1 + 256N_2 + \dots$ . Stated another way, the BCD equivalent of each decimal digit is applied to respective SN74LS716 stages while the data inputs of the SN74LS718 stages are treated as part of one long binary number. The difference inprogramming is illustrated in Figure 2 where  $N_T = 245$  is coded for both counter types.

Cascaded operation can be further clarified by referring to the timing diagram of Figure 2. For the SN74LS716 counting begins with the first positive clock transition after the data has been set in. After the five clock pulses, the least-significant stage has been counted down to zero. The bus line does not go high at this time since the three bus terminals are wire-ORed and the other two stages are not in the zero state. Since no reset occurs, the next positive clock edge advances the least significant stage to the nine (1001) state, causing the second stage to be decremented. The process continues in this manner with the least significant stage now dividing by ten. The second stage eventually counts down to zero and also reverts to dividing by ten. Each pulse out of the second stage decrements the third until it reaches zero. At this time the bus line goes high; it remains high until the clock goes low, causing all three stages to be reset to the programmed count again.

Maximum operating frequency of the basic SN74LS716/718 counter is limited by the time required for reprogramming at the end of each count down cycle. Operation can be extended to approximately 25 MHz by adding an "early decode" feature as shown in Figure 3. The appropriate connections for three stages are shown; however up to eight stages can be satisfactorily cascaded. Note the following differences between this and the non-extended method: the counter gate inputs are not connected to the input clock; all Parallel Enables are connected to the  $\overline{\Omega}$  output of a type D flip-flop formed by gates G1 through G6; the bus terminal of the least significant stage is grounded; all other bus terminals and one internal resistor, R, are connected together and serve as a data input to the flip-flop. Four additional data inputs are provided for decoding the "two" state of the least significant stage. Circuit operation is illustrated in the waveforms of Figure 3 where the timing for the end of a count-down cycle is shown in expanded form. The counter parallel inputs are assumed to have N=245 applied. Timing is now shown for the third stage since it has already been counted down to the all zero state. As the next-to-least significant stage reaches zero, the common bus line goes high. Count down of the least significant stage continues until the "two" state is reached. This condition causes the remaining D inputs to the flip-flop to be high. The next-to-last clock pulse of the cycle then triggers the flip-flop  $\Omega$  output high.  $\overline{\Omega}$  simultaneously takes the parallel enable of all stages low, resetting the programmed data to the outputs. The next input pulse clocks  $\Omega(f_{Out})$  back to the zero stage, since the data inputs to the flip-flop are no longer all high. The positive output pulse is one input clock period in duration. Note that division by N equal to 1 or 2 is not available using this method.




Fig. 2 — CASCADED OPERATION




Fig. 3 — INCREASING OPERATING RANGE

### APPLICATIONS INFORMATION

A typical system application for programmable counters is illustrated in the frequency synthesizer shown in Figure 4. There the counter provides a means of digitally selecting some integral multiple of a stable reference frequency. The circuit phase locks the output,  $f_{VCO}$ , of a voltage controlled oscillator to a reference frequency,  $f_{ref}$ . Circuit operation is such that  $f_{VCO} = Nf_{ref}$ , where N is the divider ratio of the feedback counter.

In many synthesizer applications the VCO is operated at VHF frequencies too high for direct division by TTL counters. In these cases the VCO output is usually prescaled by using a suitable fixed divided-by-M ECL circuit as shown in Figure 5. For this configuration,  $f_{VCO} = NMf_{ref}$ , where N is variable (programmable) and M is fixed. Design of the optimum loop filter requires that the input reference frequency be as high as possible where the upper limit is established by the required channel spacing. Since  $f_{VCO} = Nf_{ref}$  in the non-prescaled case, if N is changed by one, the VCO output changes by  $f_{ref}$ , or the synthesizer channel spacing is just equal to  $f_{ref}$ . When the prescaler is used as in Figure 5,  $f_{VCO} = NMf_{ref}$ , and a change of one in N results in the VCO changing by  $Mf_{ref}$ , i.e., if  $f_{ref}$  is set equal to the minimum permissible channel spacing as is desirable, then only every M channels in a given band can be selected. One solution is to set  $f_{ref}$  = channel spacing/M but this leads to more stringent loop filter requirements.

An alternate approach that avoids this problem is provided by the counter configuration shown in Figure 6.<sup>2</sup>. It too uses a prescaler ahead of a programmable counter, however the modulus of the prescaler is now controlled by a third counter, causing it to alternate between M and M+1. Operation is best explained by assuming that all three counters have been set for the beginning of a cycle: the prescaler for division by (M+1), the modulus control counter for division by  $N_{mc}$ , and the




Fig. 4 — MTTL PHASE-LOCKED LOOP




Fig. 5 — MTTL-MECL PHASE-LOCKED LOOP

1 See Motorola Application Note AN-535 and the MC4344/4044 Data Sheet for detailed explanation of overall circuit operation.




Fig. 6 — FEEDBACK COUNTERS WITH DUAL MODULUS PRESCALER

programmable counter for division by  $N_{pc}$ . The prescaler will divide by (M+1) until the modulus control counter has counted down to zero; at this time, the all zero state is detected and causes the prescaler to divide by M until the programmable counter has also counted down to zero. When this occurs, a cycle is complete and each counter is reset to its original modulus in readiness for the next cycle. For this configuration,

$$f_{out} = \frac{f_{in}}{MN_{pc} + N_{mc}}$$

In terms of the synthesizer application,  $f_{VCO} = (MN_{pc} + N_{mc}) f_{ref}$  and channels can be selected every  $f_{ref}$  by letting  $N_{pc}$  and  $N_{mc}$  take on suitable integer values, including zero.

A simplified example of this technique is shown in Figure 7. The MC12013 Dual Modulus Prescaler divides by either 10 or 11 as shown in Figure 7. If the E3 and E4 Enable inputs are high at the start of a prescaler cycle, division by 10 results; if the Enable inputs are low at the beginning of the cycle, division by 11 results. The zero detection circuitry of the MC12014 Counter Control Logic is connected to monitor the outputs of the modulus control counter; this provides a suitable enable signal at E0 as the modulus control counter reaches its terminal (zero) count. The remainder of the MC12014 is connected to extend the operating frequency of the programmable counter chain.

A specific example of this technique is shown in Figure 8. There the feedback divider circuitry required for generating frequencies between the 144 MHz and 178 MHz with 30 kHz channel spacing is shown.<sup>2</sup>




Fig. 7 — FREQUENCY DIVISION:  $f_0 = f_{in}/MN_{pc} = N_{mc}$ 

2. This application is discussed in greater detail in the MC 12014 Counter Control Logic data sheet.

MOTOROLA SCHOTTKY TTL DEVICES




Fig. 8 — 144 to 178 MHz FREQUENCY SYNTHESIZER WITH 30 kHz CHANNEL SPACING



### **VOLTAGE CONTROLLED OSCILLATOR**


**DESCRIPTION** — The SN74LS724 is a low power Voltage Controlled Oscillator. With an external capacitor connected across Pins 1 and 8, the output frequency can be varied over a 3.5 to 1 range by adjusting the control voltage input ( $V_{in}$ ) from 1.0 to 5.0 volts.

The LS724 is ideal for video game and microcomputer applications. It can be used to generate sound IF, a colorburst reference, and/or a microprocessor clock. Also, the output rise and fall times are slow compared to standard LS logic so the generation of electromagnetic interference is reduced.


### **FEATURES:**

- CAN BE USED AS A VOLTAGE CONTROLLED OR CRYSTAL CONTROLLED OSCILLATOR
- 9 8-PIN DIP REQUIRES MINIMAL PC BOARD SPACE
- REDUCED RISE AND FALL TIMES FOR LESS EMI
- **O LOW POWER 45 mW MAX**

### **VOLTAGE CONTROLLED MULTIVIBRATOR**



### CRYSTAL OSCILLATOR




\*Cx is optional

(Cx may be necessary to trim oscillator frequency or improve performance.)

# **SN74LS724**

# VOLTAGE-CONTROLLED OSCILLATOR

LOW POWER SCHOTTKY



SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
Vcc	Supply Voltage	4.75	5.0	5.25	V
TA	Operating Ambient Temperature Range	0	25	70	•€
ЮН	Output Current — High			-0.4	mA
loL	Output Current — Low			4.0	mA


### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		LIMITS		
		MIN	MAX	UNITS	CONDITIONS
V <sub>OH</sub>	Output HIGH Voltage	2.7		V	I <sub>OH</sub> = -0.4 mA, V <sub>CC</sub> = MIN
VOL	Output LOW Voltage		0.5	V	I <sub>OL</sub> = 4.0 mA, V <sub>CC</sub> = MIN
IN	Input HIGH Current		100	μА	V <sub>IN</sub> = 5.0 V, V <sub>CC</sub> = MAX
los	Short Circuit Current	-8.0	-25	mA	V <sub>O</sub> = 0 V, V <sub>CC</sub> = MAX
<sup>1</sup> cc	Supply Current		8.5	mA	V <sub>CC</sub> = MAX

### AC CHARACTERISTICS: V<sub>CC</sub> = 5.0 V, T<sub>A</sub> = 25°C, C<sub>L</sub> = 15 pF

CVMADOL	7507	CONDITIONS	VALUE			UNITS
SYMBOL	TEST	CONDITIONS	MIN TYP MAX			
fmax*,	Maximum Operating Frequency	Cx = 10 pF, V <sub>IN</sub> = 5.0 Vdc V <sub>CC</sub> = 5.0 Vdc Load = 15 pF	11	16		MHz
fHIGH fLOW	Ratio of Frequency of Oscillation Over Specified Input Voltage Range	Cx = 100 pF V <sub>IN</sub> HIGH = 5.0 Vdc V <sub>IN</sub> LOW = 1.0 Vdc	3.5 to 1.0	4.0 to 1.0		

<sup>\*</sup>Due to the low power nature of this device, some degradation of output swing can be expected as output frequency exceeds 9.0 MHz. With V<sub>CC</sub> = 5.0 V, the guaranteed V<sub>OH</sub> level drops from 2.7 volts at 9.0 MHz to 2.0 volts at 16 MHz.



For dc test purposes the LS724 output can be forced into a HIGH (VOH) or LOW (VOL) logic state as shown.

### APPLICATIONS INFORMATION

In order to improve frequency stability, separate  $V_{CC}$  and ground pins are provided to allow the oscillator to be isolated from the logic power supply. However, both ground lines must be connected externally to ensure proper operation. It is also recommended that the oscillator  $V_{CC}$  be bypassed with a good RF type capacitor of 500 to 1000 pF.

When used as a voltage controlled oscillator, the center frequency can be approximated by:

$$f_{C}(MHz) \simeq \frac{130}{Cx(pF)} : V_{in} \simeq 4.25 \text{ V}$$

The relationship between control input voltage, external capacitance and output frequency can be found in Figure 1 which is valid for values of capacitance in excess of 100 pF. For values of capacitance less than 100 pF, Figure 2 should be used.

### FREQUENCY STABILITY

Oscillator output frequency is somewhat dependent on temperature and power supply voltage. Typical frequency variation at  $V_{in}$  = 5.0 V is approximately  $\pm 10\%$  over the  $V_{CC}$  range and approximately  $\pm 7\%$  over the 0°C to 70°C temperature range. As with any oscillator, internal noise will also cause the output frequency to drift slightly.

FIGURE 1 - FREQUENCY CAPACITANCE PRODUCT





FIGURE 2 — FREQUENCY CAPACITANCE PRODUCT TYPICAL CURVES




### SYNCHRONOUS ADDRESS MULTIPLEXER

The SN74LS783/MC6883 and SN74LS785 bring together the MC6809E (MPU), the MC6847 (Color Video Display Generator) and dynamic RAM to form a highly effective, compact and cost effective computer and display system.

The SN74LS783/MC6883 is designed to support 4K x 1, 16K x 1 and 64K x 1 (128 column refresh) dynamic RAMs. The SN74LS785 has been modified to support the above listed products as well as 16K x 4 and 64K x 1 (256 column refresh) dynamic RAMs. A further enhancement allows the LS785 to support low power dynamic ROMs (such as MCM68364) without additional logic.

- MC6809E, MC6800, MC6801E, MC68000 and MC6847 (VDG) Compatible
- Transparent MPU/VDG/Refresh
- RAM size 4K, 8K, 16K, 32K or 64K Bytes (Dynamic or Static)
- Addressing Range 96K Bytes
- Single Crystal Provides All Timing
- Register Programmable:
   VDG Addressing Modes
   VDG Offset (0 to 64K)
   RAM Size
   Page Switch
   MPU Rate (Crystal ÷ 16 or ÷ 8)
   MPU Rate (Address Dependent or Independent)
- System "Device Selects" Decoded 'On Chip'
- Timing is Optimized for Standard Dynamic RAMs
- +5.0 V Only Operation
- . Easy Synchronization of Multiple SAM Systems
- DMA Mode


### TYPICAL SYSTEM BLOCK DIAGRAM



# SN74LS783/ MC6883 SN74LS785

### SYNCHRONOUS ADDRESS MULTIPLEXER

LOW POWER SCHOTTKY



5

MAXIMUM RATINGS (T<sub>A</sub> = 25°C unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-0.5 to +7.0	Vdc
Input Voltage (Except Oscin)	Vi	-0.5 to 10	Vdc
Input Current (Except Oscin)	l <sub>l</sub>	-30 to +5.0	mA
Output Voltage	V <sub>O</sub>	-0.5 to +7.0	Vdc
Operating Ambient Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Input Voltage Oscin	V <sub>IOscIn</sub>	-0.5 to V <sub>CC</sub>	Vdc
Input Current Oscin	loscin	-0.5 to +5.0	mA

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V
Operating Ambient Temperature Range	TA	0	25	75	°C
Output Current High RASO, RAS1, CAS, WE	Іон		_	1.0	mA
All Other Outputs				-0.2	
Output Current Low RASO, RAS1, CAS, WE	lor	_		8.0	mA
VCIk		_	_	0.8	1
All Other Outputs		_		4.0	

# DC CHARACTERISTICS (Unless otherwise noted specifications apply over recommended power supply and temperature ranges.)

Characteristic	Symbol	Min	Тур	Max	Units
Input Voltage — High Logic State	VIH	2.0	_		٧
Input Voltage — Low Logic State	VIL	_	_	0.8	٧
Input Clamp Voltage ( $V_{CC} = Min, I_{in} = -18 \text{ mA}$ ) All Inputs Except $Osc_{in}$	VIK	_		1.5	>
Input Current — High Logic State at Max Input Voltage (V <sub>CC</sub> = Max, V <sub>in</sub> = 5.25 V) VClk Input (V <sub>CC</sub> = Max, V <sub>in</sub> = 5.25 V) DA0 Input (V <sub>CC</sub> = Max, V <sub>in</sub> = 5.25 V Osc <sub>in</sub> = Gnd) Osc <sub>Out</sub> Input (V <sub>CC</sub> = Max, V <sub>in</sub> = 7.0 V) All Other Inputs Except Osc <sub>in</sub>	ΙĮ	_ _ _	_ _ _	200 100 250 100	μА
Input Current High Logic State (V <sub>CC</sub> = Max, V <sub>in</sub> = 2.7 V) All Inputs Except VCIk, DA0 Osc <sub>In</sub> , Osc <sub>Out</sub>	lін	_	_	20	μΑ
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	կլ	_ _ _	 - 30  	- 1.2 - 60 - 8 4	mA
Output Voltage — High Logic State $(V_{CC} = Min, I_{OH} = -1.0 \text{ mA}) \overline{RAS0}, \overline{RAS1}, \overline{CAS}, \overline{WE}$ $(V_{CC} = Min, I_{OH} = -0.2 \text{ mA}) E, \Omega$ $(V_{CC} = Min, I_{OH} = -0.2 \text{ mA}) All Other Outputs$	VOH(C) VOH(E) VOH	3.0 V <sub>CC</sub> - 0.75 2.7	=	=	٧
Output Voltage — Low Logic State (VCC = Min, IOL = 8.0 mA) RASO, RAS1, CAS, WE (VCC = Min, IOL = 4.0 mA) E, Q Outputs (VCC = Min, IOL = 0.8 mA) VCIk Output (VCC = Min, IOL = 4.0 mA) All Other Outputs	V <sub>OL(C)</sub> V <sub>OL(E)</sub> V <sub>OL(V)</sub> V <sub>OL</sub>	_ _ _	_ _ _ _	0.5 0.5 0.6 0.5	٧
Power Supply Current	Icc		180	230	mA
Output Short-Circuit Current	los	30	_	225	mA


AC CHARACTERISTICS (4.75 V≤V<sub>CC</sub>≤5.25 V and 0≤T<sub>A</sub>≤70°C, unless otherwise noted).

Characteristic	Symbol	Min	Тур	Max	Units
Propagation Delay Times					ns
(See Circuit in Figure 9) Oscillator-In → to Oscillator-Out Oscillator-In → to Oscillator-Out	td(OL-OH)	_	3.0 20	_	
(C <sub>1</sub> = 195 pF) A0 thru A15 to Z0, Z1, Z2 thru Z7	U(O) OL		28		
(C <sub>L</sub> = 30 pF) A0 thru A15 to 20, 21, 22 thru 27 (C <sub>L</sub> = 30 pF) A0 thru A15, R/W to S0, S1, S3	td(A-Z) td(A-S)	_	18	_	
(CL = 95 pF) Oscillator-Out ₹ to RAS0 ◄	td(OL-R0H)	_	20	_	
(CL = 95 pF) Oscillator-Out Lto RASO L	td(OL-R0L)		18		
(C <sub>L</sub> = 95 pF) Oscillator-Out ₹ to RAS1 ₹	td(OL-R1H)		22	_	
(CL = 95 pF) Oscillator-Out Lto RAS1 L	td(OL-R1L)		20		
(C <sub>L</sub> = 195 pF) Oscillator-Out → to CAS →	td (OL-CH)	_	20	_	
(CL = 195 pF) Oscillator-Out  to CAS  L	td(OL-CL)		20		
(C <sub>L</sub> = 195 pF) Oscillator-Out ₹ to WE	td(OL-WH)		22	_	
(CL = 195 pF) Oscillator-Out ₹to WE ₹	td(OL-WL)	_	40	_	
(CL = 100 pF) Oscillator-Out	td(OL-EH)		55		
(C <sub>L</sub> = 100 pF) Oscillator-Out = to E = L	td(OL-EL)		25	-	
(CL = 100 pF) Oscillator-Out ₹ to Q ◄	td(OL-QH)	_	55	_	
(C <sub>L</sub> = 100 pF) Oscillator-Out ₹ to Q ₹	td(OL-QL)	_	25		
(C <sub>L</sub> = 30 pF) Oscillator-Out _ to VClk _ √	td(OH-VH)	_	50	_	
(C <sub>L</sub> = 30 pF) Oscillator-Out _ to VClk ¬ _	td(OH-VL)		65		
(C <sub>L</sub> = 195 pF) Oscillator-Out	td(OL-AR)	_	36		
(C <sub>L</sub> = 195 pF) Oscillator-Out ₹ to Column Address	td(OL-AC)	_	33	_	
(C <sub>L</sub> = 15 pF) Oscillator-Out	td(OL-DH)	_	- 15	_	
(C <sub>L</sub> = 15 pF) Oscillator-Out → to DA0 → Latest(1)	td(OL-DH)		+ 15	-	
(C <sub>L</sub> = 95 pF on RAS, C <sub>L</sub> = 195 pF on CAS) CAS <sup>→</sup> to RAS $\checkmark$	td(CL-RH)	_	208		
Setup Time for A0 thru A15, $R/\overline{W}$ Rate = $\div$ 16	t <sub>su(A)</sub>	_	28	_	ns
Rate = ÷ 8		_	28		
Hold Time for A0 thru A15, $R/\overline{W}$ Rate = $\div$ 16	th(A)	_	30	_	ns
Rate = ÷ 8			30	_	
Width of HS Low 2	twL(HS)	2.0	5.0	6.0	μs

Notes: 1. When using the SAM with an MC6847, the rising edge of DA0 is confined within the range shown in the timing diagrams (unless the synchronizing process is incomplete.) The synchronization process requires a maximum of 32 cycles of Osc<sub>Out</sub> for completion.

2. tWL(HS) wider than 6.0 µs may yield more than 8 sequential refresh addresses.

#### FIGURE 1 — PROPAGATION DELAY TIMES versus LOAD CAPACITANCE



#### PIN DESCRIPTION TABLE


	PIN DESCRIPTION TABLE						
		Name	No.	Function			
	Power	V <sub>CC</sub> Gnd	40 20	Apply $+$ 5 volts $\pm$ 5%. SAM draws less than 230 mA. Return Ground for $+$ 5 volts.			
Input Pins	MPU Address and Control	A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 RW	36 37 38 39 1 2 3 4 24 23 22 21 19 18 17 16	Most Significant Bit.  MPU address bits A0-A15. These 16 signals come directly from the MPU and are used to directly address up to 64K memory locations or to indirectly address up to 96K memory locations. (See pages 17 and 18 for memory maps). Each input is approximately equivalent to one low power Schottky load.  Least Significant Bit.  MPU READ or WRITE. This signal comes directly from the MPU and is used to enable writing			
				to the SAM control register, dynamic RAM (via WE), and to enable device select #0.			
		Osc <sub>In</sub>	5	Apply 14.31818* MHz crystal and 2.5–30 pF trimmer to ground. See page 12.			
	DA0 8  HS 9  VClk 7			Display Address DA0. The primary function of this pin is to input the least significant bit of a 16-bit video display address. The more significant 15-bits are outputs from an internal 15-bit counter which is clocked by DA0. The secondary function of this pin is to indirectly input the logic level of the VDG "FS" (field synchronization pulse) for vertical video address updating. Horizontal Synchronization. The primary function of this pin is to detect the falling edge of VDG "HS" pulse in order to initiate eight dynamic RAM refresh cycles. The secondary function is to reset up to 4 least significant bits of the internal video address counter. VDG Clock. The primary function of this pin is to output a 3.579545 MHz square wave** to the VDG "Clk" pin. The secondary function resets the SAM when this VClk pin is pulled to logic			
				"0" level, acting as an <b>input</b> .			
		OscOut	6	Apply 1.5 kΩ resistor to 14.31818* MHz crystal and 33 pF capacitor to ground. See page 12.			
	Device Selects	S2 S1	25 26	Most Significant Bit (Device Select Bits). The binary value of S2, S1, S0 selects one of eight "chunks" of MPU address space (numbers 0 through 7). Varying in length, these "chunks" provide efficient memory mapping for ROMs, RAMs, Input/Output devices, and MPU Vectors. (Requires 74LS 138-type demultiplexer).			
		S0	27	Least Significant Bit.			
Pins	MPU Clocks	E Q	14	E (Enable Clock) "E" and "Q" are 90° out of phase and are both used as MPU clocks for the MC6809E. For the MC6800 and MC6801E, only "E" is used. "E" is also used for many MC6800 peripheral chips. Q (Quadrature Clock).			
Output Pins	RAM Address	Z7† Z6† Z5† Z4† Z3† Z2† Z1† Z0†	35 34 33 32 31 30 29 28	Most Significant Bit First, the least significant address bits from the MPU or "VDG" are presented to Z0–Z5 (4K $\times$ 1 RAMs) or Z0–Z6 (16K $\times$ 1 RAMs) or Z0–Z7 (64K $\times$ 1 RAMs). Next, the most significant address bits from the MPU or "VDG" are presented to Z0–Z5 (4K $\times$ 1 RAMs) or Z0–Z6 (16K $\times$ 1 RAMs) or Z0–Z7 (64K $\times$ 1 RAMs). Note that for 4K $\times$ 1 and 16K $\times$ 1 RAMs, Z7 (Pin 35) is not needed for address information. Therefore, Pin 35 is used for a second row address select which is labeled (RAS1).			
	RAM Control	RAS0†	35 12 11	Row Address Strobe One. This pulse strobes the least significant 6,7 or 8 address bits into dynamic RAMs in Bank #1.  Row Address Strobe Zero. This pulse strobes the least significant 6,7 or 8 address bits into dynamic RAMs in Bank #0.  Column Address Strobe. This pulse strobes the most significant 6,7 or 8 address bits into			
		WEt	10	dynamic RAMs. Write Enable. When low, this pulse enables the MPU to write into dynamic RAM.			
		****		The Ender. The low, the parise endered the three to write the dynamic links.			



<sup>\*14.31818</sup> MHz is 4 times 3.579545 MHz television color subcarrier. Other frequencies may be used. (See page 12.)

\*\*When VDG and SAM are not yet synchronized the "square wave" will stretch (see page 10.)

† Due to fast transitions, ferrite beads in series with these outputs may be necessary to avoid high frequency (≈ 60 MHz) resonances.



#### FIGURE 3 — TIMING WAVEFORMS for MPU RATE = FAST





FIGURE 4 - SAM BLOCK DIAGRAM



Dots indicate which internal signals reset logic blocks

#These signals/logic not used by LS783

#### SAM BLOCK DIAGRAM DESCRIPTION

#### MPU Addresses (A0-A15):

These 16 signals come directly from the MPU and are used to directly address up to 64K memory locations (K = 1024) or to indirectly address up to 96K memory locations, by using a paging bit "P" (see pages 17 and 18 for memory maps). Each input is approximately equivalent to one low power Schottky load.

#### VDG Address Counter (B0-B15):

These 16 signals are derived from one input (DA0) which is the least significant bit of the VDG address. Most of the counter is simply binary. However, to duplicate the various addressing modes of the MC6847 VDG, ADDRESS MODIFIER logic is used. Selected by three VDG mode bits (V2, V1, and V0) from the SAM CONTROL REGISTER, eight address modifications are obtained as shown in Figure 5.

Also, notice that bits B9–B15 may be loaded from bits F0–F6 from the CONTROL REGISTER. This allows the starting address of the VDG display to be offset (in 1/2k increments) from \$0000 to \$FFFF†. B9–B15 are loaded when a VERTICAL PRE-LOAD (VP) pulse is generated. VP goes active (high) when  $\overline{\rm HS}$  from the VDG rises if DA0 is high (or a high impedance). This condition should occur only while the TV electron beam is in vertical blanking and is simply implemented by connecting  $\overline{\rm FS}$  and  $\overline{\rm MS}$  together on the MC6847. The VP pulse also clears bits B1–B8.

Finally, a HORIZONTAL RESET (HR) pulse may also affect the counter by clearing bits B1–B3 or B1–B4 when HS from the VDG is LOW (see Figure 5). The HR pulse should occur only while the TV electron beam is in horizontal blanking. In summary, DAO clocks the VDG ADDRESS COUNTER; HR initializes the horizontal portion and VP initializes the vertical portion of the VDG ADDRESS COUNTER.

#### REFresh Address Counter (Q0-Q7):

A seven bit binary counter (the LS785 uses an 8-bit counter) supplies bursts of eight\* sequential addresses triggered by a  $\overline{\text{HS}}$  high to low transition. Thus, while the TV electron beam is in horizontal blanking, eight sequential addresses are accessed. Likewise, the next eight addresses are accessed during the next horizontal blanking period, etc. In this manner, all 128 addresses are refreshed in less than 1.1 milliseconds.

#### Address Multiplexer:

Occupying a large portion of the block diagram in Figure 4, is the address multiplexer which outputs bits Z0–Z7 (as addresses to dynamic RAM's). Inputs to the address multiplexer include the VDG address (B0–B15) the REFresh address (C0–C6) and the MPU address (A0–A15) or (A0–A14 plus one paging bit "P"). The paging bit "P" is one bit in the SAM CONTROL REGISTER that is used in place of A15 when memory map TYpe #0 is selected (via the SAM CONTROL REGISTER "TY" bit).

Figure 6 shows which inputs are routed to Z0–Z7 and when the routing occurs relative to one SAM machine cycle. Notice that Z7 and RAS1 share the same pin. Z7 is selected if "M1" in the SAM CONTROL REGISTER IS HIGH (Memory size = 64K).

#### Address Decode:

At the top left of Figure 4, is the Address Decode block. Outputs S2, S1, and S0 form a three bit encoded binary word(S). Thus S may be one of eight values (0 through 7) with each value representing a different range of MPU addresses. (To enable peripheral ROM's or I/O, decode the S2, S1, and S0 bits into eight separate signals by using a 74LS138, 74LS155 or 74LS156.)

On the LS783, the S2, S1 and S0 outputs are not gated with any timing signals. The LS785 forces the S outputs HIGH if accessing ROM (see Memory Map, Figures 14–16) when the E clock is LOW and the Q clock is HIGH (see Timing Diagram, Figures 2–3). This logic implementation allows the LS785 to easily interface with inexpensive "dynamic" ROMs such as MCM68364.

Along with the A5–A15 inputs is the MEMORY MAP TYpe bit (TY). This bit is soft-programmable (as are **all** 16 bits in the SAM CONTROL REGISTER), and selects one of two memory maps. Memory map #0 is intended to be used in systems that are primarily **ROM** based. Whereas, memory map #1 is intended for a primarily **RAM** based system with 64K contiguous RAM locations (minus 256 locations). The various meanings of S2, S1, S0 are tabulated in Figure 16 (page 19) and again on pages 17 and 18.

In addition to S2, S1, and S0 outputs is a decode of \$FFCO through \$FFDF which, when gated with E and R/W, results in the write strobe for the SAM CONTROL REGISTER.

#### SAM Control Register

As shown in Figure 4, the CONTROL REGISTER has 16 "outputs":

VDG Addressing Modes:

V2, V1, V0

MPU Rate:

R1, R0

VDG Address OFFset:

F6, F5, F4, F3, F2, F1, F0

Memory Size (RAM):

M1, M0

32K Page Switch:\*\*\*

Р

Memory Map TYpe:

TY

When the SAM is reset (see page 10), all 16 bits are cleared. To set any one of these 16 bits, the MPU simply writes to a unique\*\* odd address (within \$FFC1 through \$FFDF). To clear any one of these 16 bits, the MPU simply writes to a unique\*\* even address (within \$FFC0 through \$FFDE). Note that the data on the MPU data bus is irrevelant.

Inputs to the control register include A4, A3, A2, A1 (which are used to select **which one** of 16 bits is to be cleared or set), A0 (which determines the polarity . . . clear or set), and  $\overline{R}/W$ , E and \$FFCO-\$FFDF) (which restrict the method, timing and addresses for changing one of the 16 bits). For more detailed descriptions of the purposes of the 16 control

- \* If  $\overline{\rm HS}$  is held low longer than 8  $\mu$ s, then the number of sequential addresses in one refresh "BURST" is proportional to the time interval during which  $\overline{\rm HS}$  is low.
- \*\* See pages 17 or 18 for specific addresses.
- \*\*\* The P bit is also used to select 16K x 4 bit dynamic RAM operation in the LS785. See the Page switch definition in the Programming Guide section.
  † In this document, the "\$" symbol always preceeds hexidecimal characters.



bits, refer to related sections in the BLOCK DIAGRAM DESCRIPTION (pages 8 through 12) and the PROGRAMMING GUIDE (pages 14 through 18).

FIGURE 5 — VDG ADDRESS MODIFIER

	Mode Division Va		Variables	Bits Cleared by HS (low)	
V2	V1	V0	х	Y	
0	0	0	1	12	B1-B4
0	0	1	3	1	B1-B3
0	1	0	1	3	B1-B4
0	1	1	2	1	B1-B3
1	0	0	1	2	B1-B4
1	0	1	1	1	B1-B3
1	1	0	1	1	B1-B4
1	1	1	1	1	None (DMA MODE)

#### FIGURE 6 — SIGNAL ROUTING for ADDRESS MULTIPLEXER

Memory Size			Signal	Row/Column			Signa	is Route	ed to Z0	- <b>Z</b> 7			Timing
	M1	Mo	Source		<b>Z</b> 7	Z6	<b>Z</b> 5	Z4	Z3	Z2	Z1	Z0	(Figure 2)
4K ①	0	0	MPU	ROW	2	A6	A5	A4	A3	A2	A1	A0	T7-TA
- T. U	Ü	Ů	IVII O	COL	2	LOW	A11	A10	A9	A8	A7	A6	TA-TF
			VDG	ROW	2	B6	B5	B4	B3	B2	B1	B0	TF-T2
			120	COL	2	LOW	B11	B10	B9	B8	B7	B6	T2-T7
			REF	ROW	2	C6	C5	C4	C3	C2	C1	CO	TF-T2
				COL	2	LOW	LOW	LOW	LOW	LOW	LOW	LOW	T2-T7
16K x 1	0	1	MPU	ROW	2	A6	A5	A4	A3	A2	A1	A0	T7-TA
		-		COL	2	A13	A12	A11	A10	A9	A8	A7	TA-TF
			VDG	ROW	2	B6	B5	B4	В3	B2	B1	B0	TF-T2
				COL	2	B13	B12	B11	B10	B9	B8	B7	T2-T7
			REF	ROW	2	C6	C5	C4	С3	C2	C1	C0	TF-T2
				COL	2	LOW	LOW	LOW	LOW	LOW	LOW	LOW	T2-T7
16K x 4	0	1	MPU	ROW	A7	A6	A5	A4	A3	A2	A1	A0	T7-TA
(Page	(Page bit = 1)			COL	3	A13	A12	A11	A10	A9	A8	A7	TA-TF
			VDG	ROW	B7	В6	B5	B4	В3	B2	В1	В0	TF-T2
This mod	e			COL	3	B13	B12	B11	B10	B9	B8	B7	T2-T7
only avail	able		REF	ROW	C7	C6	C5	C4	СЗ	C2	C1	CO	TF-T2
with LS78	35			COL	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW	T2-T7
64K (dyna	mic)		MPU	ROW	A7	A6	A5	A4	А3	A2	A1	A0	T7-TA
	1	0		COL	P/A153	A14	A13	A12	A11	A10	A9	A8	TA-TF
			VDG	ROW	B7	В6	B5	B4	В3	B2	B1	B0	TF-T2
				COL	B15	B14	B13	B12	B11 -	B10	В9	B8	T2-T7
			REF	ROW	C7@	C6	C5	C4	C3	C2	C1	C0	TF-T2
				COL	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW	T2-T2
64K (stati	c)		MPU	ROW	A7	A6	A5	A4	A3	A2	A1	A0	T7-T9
	1	1		COL	P/A153	A14	A13	A12	A11	A10	A9	A8	T9-TF
			VDG	ROW	B7	В6	B5	B4	В3	B2	B1	В0	TF-T1
				COL	B15	B14	B13	B12	B11	B10	В9	B8	T1-T7
			REF	ROW	C7@	C6	C5	C4	C3	C2	C1	C0	TF-T1
				COL	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW	T1-T7

① When using 4K x 1 RAMs, two banks of eight IC's are allowed. This accounts for Addresses \$0000–1FFF. Also, this same RAM can be addressed at \$2000–\$3FFF, \$4000–\$5FFF and \$6000–\$7FFF.

<sup>\*\*</sup> See pages 17 or 18 for specific addresses.

<sup>©</sup> Z7 functions as RAS1 and its level is address dependent. For example, when using two banks of 16K x 1 RAMs, RAS0 is active for addresses \$0000 to \$3FFF and RAS1 is active for addresses \$4000 to \$7FFF.

<sup>(3)</sup> If Map TYpe = 0, then page bit "P" is the output (otherwise A15). This is a "don't care" situation for 16K x 4 MOS RAM inputs.

**<sup>©</sup>** C7 = Low on LS783.

#### Internal Reset

By lowering  $V_{CC}$  below 0.6 volts for at least one millisecond, a complete SAM reset is initiated and is completed within 500 nanoseconds after  $V_{CC}$  rises above 4.25 volts.

NOTE: In some applications, (for example, multiple "VDG-RAM" systems controlled by a single MPU) multiple SAM ICs can be synchronized as follows:

- o Drive all SAM's from one external oscillator.
- Stop external oscillator.
- Lower V<sub>CC</sub> below 0.6 volts for at least 1.0 millisecond.
- Raise V<sub>CC</sub> to 5.0 volts.
- Start external oscillator.
- Wait at least 500 nanoseconds.

Now, the "E" clocks from all SAM's should be in-phase.

#### **External Reset**

When the VClk pin on SAM is forced below 0.8 volts for at least eight cycles of "oscillator-out", the SAM becomes partially reset. That is, all bits in the SAM control register are cleared. However, signals such as RAS, CAS, WE, E or Q are not stopped (as they are with an internal reset), since the SAM must maintain dynamic RAM refresh even during this external reset period.

Figure 7 shows how VClk can be pulled low through diode D1 when node "A" is low.\* When node "A" is high, only the backbiased capacitance of diode D1 loads the 3.58 MHz on VClk. Diode D2 helps discharge C1 (Power-on-Reset capacitor) when power is turned off. Diode D3 allows the MPU reset time constant R2C2 to be greater than the SAM reset time constant. Thereby, ensuring release of the SAM reset prior to attempting to program the SAM control register.

#### +5.0 V +5.0 V Node "A" 100 $k\Omega$ 100 kΩ \$ D2 D3 Manual D1 0.1 μF 1.0 µF System C<sub>1</sub> C2 Reset 3.58 MHz Switch VCIK Clk Reset SAM VDG MPU MC6809E MC6883 MC6847

FIGURE 7 — EXTERNAL RESET CIRCUITRY

#### **VDG** Synchronization

In order for the VDG and MPU to share the same dynamic RAM (see page 13,) the VDG clock must be stopped until the VDG data fetch and MPU data fetch are synchronized as shown in Figure 12. Once synchronized, the VDG clock resumes its 3.579545 MHz rate and is not stopped again unless an extreme temperature change (or SAM reset) occurs. When stopped, the VDG clock remains stopped for no more than 32 Osc<sub>Out</sub> cycles (approximately 2 microseconds.)

In the block diagram in Figure 4, DA0 enters a block labeled VDG Timing Error Detector. If DA0 rises between time reference points\*\*  $\tau_A$  and  $\tau_C$ , then Error is high and VClk is the result of dividing BOSC (Buffered Osc<sub>Out</sub>  $\approx$  14 MHz) by four. However, if DA0 rises outside the time Window  $\tau_A$  to  $\tau_C$ , then Error goes LOW and the VDG stops. A START pulse at time reference point  $\tau_B$  (center of Window) restarts the VDG . . . properly synchronized.

. 5

<sup>\*</sup>Use a diode with sufficiently low forward voltage drop to meet VIL requirement at VCIk.


<sup>\*\*</sup>See timing diagrams on page 5 and 6.

#### Changing the MPU Rate (by changing SAM control register bits R0, R1).

Two bits in the SAM control register determine the period of both "E" and "Q" MPU clocks. Three rate modes are implemented as follows:

RATE MODE	R1	R0	
SLOW	0	0	The frequency of "E" (and "Q") is f crystal $\div$ 16. This rate mode is automatically selected when the SAM is reset. Note that system timing is least critical in this "SLOW" rate mode.
A.D. (Address De	0 pender		The frequency of "E" (and "Q") is either f crystal $\div$ 16 or f crystal $\div$ 8, depending on the address the MPU is presenting.
FAST	1	Х	The frequency of "E" (and "Q") is f crystal ÷ 8. This is accomplished by stealing the time that is normally used for VDG/REFRESH, and using this time for the MPU. Note: Neither VDG display nor dynamic RAM refresh are available in the "FAST" rate mode. (Both are available in SLOW and A.D. rate modes).

When changing between any two of the three rate modes, the following procedures must be followed to ensure that MPU timing specifications are met:



May be ANY address from \$0000 to \$7FFF.

SEQUENCE #1:

7D 00 00 TST #\$0000 ... Synchronizes STA instruction to write during T2-TG (See Figure #8).\*

B7 FF D6 STA #\$FFD6 . . . Clears bit R0


\*Note: "TST" instruction affects MC6809E condition code register.

#### Changing the MPU Rate (In Address Dependent Mode)

When the SAM control register bits "R1", and "R0" are programmed to "0" and "1", respectively, the Address Dependent Rate Mode is selected. In this mode, the  $\div$  16 MPU rate is automatically used when addressing within \$0000 to \$7FFF\* or \$FF00 to \$FF1F ranges. Otherwise the  $\div$  8 MPU rate is automatically used. (Refer to Figure 8 for sample "E" and "Q" waveforms yielding  $\div$  8 to  $\div$  16 and  $\div$  16 to  $\div$  8 rate changes). This mode often nearly doubles the MPU throughput while still providing transparent VDG and dynamic, RAM refresh functions. For example, since much of the MPU's time may be spent performing internal MPU functions (address = \$FFFF)\*\*, accessing ROM (address = \$8000 to \$FEFF) or accessing I/O (address = \$FF50 — \$FF5F), the faster f crystal  $\div$  8 MPU rate may be used much of the time.

Note: The VDG operates normally when using the SLOW or A.D. rate modes. However, in the FAST rate mode, the VDG is not allowed access to the dynamic RAM.

#### FIGURE 8 — RATE CHANGE E AND Q WAVEFORMS




\*When using Memory Map 0, addresses \$0000 to \$7FFF may access Dynamic RAM.

\*\*The MC6809 outputs \$FFFF on A0-A15 when no other valid addresses are being presented.


#### Oscillator

In Figure 4, an amplifier between  $Osc_{ln}$  and  $Osc_{Out}$  provides the gain for oscillation (using a crystal as shown in Figure 9.) Alternately, Pin 5  $(Osc_{ln})$  may be grounded while Pin 6  $(Osc_{Out})$  may be driven at low-power Schottky levels as shown in Figure 10. Also, see  $V_{lH}$ ,  $V_{lL}$  on page 2.




AC Specifications*								
	Max	Тур	Min	Units				
tpH(Osc)	-	30	22	ns				
tpL(Osc)	-	30	22	ns				
tcyc(Osc)	-	70	62.4	.ns				

FIGURE 9 — CRYSTAL OSCILLATOR



#### FIGURE 10 - TTL CLOCK INPUT



Typical input capacitances are 3.0 pF for Pin 5 and 5.5 pF for Pin 6.

<sup>\*</sup>Optimum values depend on characteristics of the crystal (X1). For many applications, VClk must be 3.579545 MHz ± 50 Hz! Hence,

Oscout must be made similarly "drift resistant" (by balancing temperature coefficients of X1, CV, CF, R1, R2 and R3).

<sup>\*\*</sup>Specifically cut for the SAM are International Crystal Manufacturing, Inc. Crystals (#167568 for 14.31818 MHz or #167569 for 16.0 MHz). However, other crystals may be used.

#### THEORY OF OPERATION


#### Video or No Video

Although the SAM may be used as a dynamic RAM controller without a video display\*, most applications are likely to include a MC6847 video display generator (VDG). Therefore, this document emphasizes use of the SAM with MC6847 systems.

#### Shared RAM (with interleaved DMA)


To minimize the number of RAM and interface chips, both the MPU and VDG share common dynamic RAM. Yet, the use of common RAM creates an apparent difficulty. That is, the MPU and VDG must both access the RAM without contention. This difficulty is overcome by taking advantage of the timing and architecture of Motorola MPU's (MC6800, MC6801E, MC6809E, MC68000). Specifically, all MPU accesses of external memory always occur in the latter half of the machine cycle, as shown below:

#### FIGURE 11 — MOTOROLA MPU TIMING



Similarly, the MC6847 (non-interlaced) VDG transfers a data byte in a half machine cycle (E or  $\Phi$ 2). Thus, when properly positioned, VDG and MPU RAM accesses interleave without contention as shown below:

#### FIGURE 12 - MOTOROLA MPU WITH VDG TIMING



This Interleaved Direct Memory Access (IDMA) is synchronized via the MC6883 by centering the VDG data window half-way between MPU data windows.\*\*

The result is a shared RAM system without MPU/VDG RAM access contention, with both MPU and VDG running uninterrupted at normal operating speed, each transparent to the other.

#### **RAM Refresh**

Dynamic RAM refresh is accomplished by accessing eight\*\*\* sequential row addresses every 64\*\*\* microseconds until all addresses have been accessed. To avoid RAM access contention between REFRESH and MPU, each of the refresh accesses occupies the "VDG half" of the interleaved DMA (IDMA). Furthermore, refresh accesses occur only during the television retrace period (at which time the VDG doesn't need to access RAM).

In summary, the VDG, MPU and SAM's Refresh Counter all transparently access the common dynamic RAM without contention or interruption.

#### Why IDMA?

Use of the interleaved direct memory access results in fast modification to variable portions of display RAM, by the MPU, without any distracting flashes on the screen (due to RAM access contention). In addition, the MPU is not slowed down nor stopped by the SAM; thereby, assuring accurate software timing loops without costly additional hardware timers. Furthermore, additional hardware and software to give "access permission" to the MPU is eliminated since the MPU may access RAM at any time.

\*Only 1 pin, (DA0) out of 40 pins is dedicated to the video display.

\*\*See VDG synchronization (page 10) for more detail.

<sup>\*\*\*</sup>When not using a MC6847, HS may be wired low for continuous transparent refresh.

#### "Systems On Silicon" Concept

#### **Total Timing**

For most applications, the SAM can supply complete system timing from its on-chip precision 14.31818 MHz oscillator. This includes buffered MPU clocks (E and Q), VDG clock, color subcarrier (3.58 MHz), row address select ( $\overline{RAS}$ ) and write enable ( $\overline{WE}$ ).

#### **Total Address Decode**

For most applications, the SAM plus a "1 of 8 decoder" chip completely decodes I/O, ROM and RAM chip selects without wasting memory address space and without needlessly chopping-up contiguous address space. Chip selects are positioned in address space to allow three types of memory (RAM, local ROM and cartridge ROM) independent room for growth. For example, RAM may grow from address \$0000-up, cartridge ROM may grow from address \$FEFF-down and local ROM may grow from \$BFFF-down. Alternately, if the application requires minimum ROM and maximum contiguous RAM, a second choice of two memory maps places RAM from \$0000 to \$FEFF. (See Figures 14–16.)

In both memory maps all I/O, MPU vectors, SAM control registers, and some reserved address spaces are efficiently contained between addresses \$FF00 and \$FFFF.

#### How Much RAM?

Using nine SAM pins (Z0–Z7 and RAS0) the following combinations require no additional address logic.

#### FIGURE 13 - RAM CONFIGURATIONS

	Address:	Chip Selec	t:	
MSB	LSB			
	Z5Z4Z3Z2Z1Z0		)	One and the banks of All to O (13th MCNA4007/-)
	Z5Z4Z3Z2Z1Z0		Ì	One or two banks of 4K x 8 (like MCM4027's)
	Z6Z5Z4Z3Z2Z1Z0		)	One or two banks of 16K x 8 (like MCM4116's)
	Z6Z5Z4Z3Z2Z1Z0		1	One of two banks of Tok x a (like MCM41105)
Z	7Z6Z5Z4Z3Z2Z1Z0			One bank of 64K x 8 (like MCM6665's) or one bank of 16K x 4 (like TMS4416's)

#### PROGRAMMING GUIDE

#### SAM — Programmability

The SAM contains a 16-bit control register which allows the MC6809E to program the SAM for the following options:

VDG Addressing Mode	3-bits
VDG Address Offset	7-bits
32K Page Switch	. 1-bit
MPU Rate	2-bits
Memory Size	2-bits
Map Type	. 1-bit

Note that when the SAM is **reset** by first applying power or by manual hardware reset,† all control register bits are **cleared** (to a logic "0").

#### **VDG Addressing Mode**

Three bits (V2, V1, V0) control the sequence of DISPLAY ADDRESSES generated by the SAM (which are used to scan dynamic RAM for video information). For example, if you wish to display Dynamic RAM data as INTERNAL ALPHAN-UMERICS VIDEO, you should program‡ the MC6847 for the INTERNAL ALPHAN-UMERICS MODE and CLEAR BITS V2, V1 and V0 in the SAM. The table on the following page summarizes the available modes:



<sup>†</sup> See Figure 7 for manual reset circuit

<sup>‡</sup> Typically, part of a PIA (MC6821) at location \$FF22 is used to control MC6847 modes. (See MC6847 Data Sheet.)


		N	/IC6847 Mod	de			SAM Mode	
Mode Type	G/Ā	GM2‡	GM1‡	GM؇ EXT/Ī	css	V2	V1	Vo
Internal Alphanumerics	0	Х	Х	0	Х	0	0	0
External Alphanumerics	0	X	X	1	Х	0	0	0
OSemigraphics — 4	0	Х	Х	0	Х	0	0	0
Semigraphics — 6	0	х	Х	1	Х	0	0	0
Semigraphics — 8*	0	Х	Х	0	Х	0	1	0
Semigraphics — 12*	0	х	Х	0	Х	1	0	0
Semigraphics — 24*	0	Х	Х	0	Х	1	1	0
Full Graphics — 1C	1	0	0	0	Х	0	0	1
Full Graphics — 1R	1	0	0	1	Х	0	0	1
Full Graphics — 2C	1	0	1	0	Х	0	1	0
Full Graphics — 2R	1	0	1	1	Х	0	1	1
Full Graphics — 3C	1	1	0	0	Х	1	0	0
Full Graphics — 3R	1	1	0	1	Х	1	0	1
Full Graphics — 6C	1	1	1	0	Х	1	1	0
Full Graphics — 6R	1	1	1	1	Х	1	1	0
Direct Memory Access†	X	Х	Х	Х	Х	1	1	1

<sup>\*</sup> S8, S12, & S24 modes are not described in the MC6847 Data Sheet. See appendix "A".

† DMA is identical to 6R except as shown in Figure 5 on page 9.

#### **VDG Address Offset**

Seven bits (F6, F5, F4, F3, F2, F1 and F0) determine the **Starting Address** for the video display. The "Starting Address" is defined as "the address corresponding to data displayed in the **Upper Left** corner of the TV screen." The "Starting Address" is shown below in binary:



Note that the "Starting Address" may be placed anywhere within the 64K address space with a resolution of 1/2K (the size of one alphanumeric page).

#### Page Switch

One bit (P1) is used "in place of" A15 from the MC6809E in order to refer access within \$0000-\$7FFF to one of two 32K byte **pages** of RAM. For systems using the LS783 and 32K bytes of RAM or less, the Page bit serves no useful function and is a "don't care." The LS785 uses the Page bit in conjunction with the memory size bits to determine whether 16K x 1 or 16K x 4 DRAM is being accessed. P1 is set for 16K x 4 and cleared for 16K x 1. The Page bit must also be cleared for the LS785 to function with 4K x 1 DRAMs.

<sup>‡</sup> The function of these control bits differs on the T1 version of the 6847. See the MC6847T1 data sheet for details.

#### MPU Rate

Two bits (R1, R0) control the clock rate to the MC6809E MPU. The options are:

RATE (FREQUENCY OF "E" CLOCK)	R1	R0
0.9 MHz (Crystal Frequency ÷ 16) Slow	0	0
0.9/1.8 MHz (Address Dependent Rate)	0	1
1.8 MHz (Crystal Frequency ÷ 8) Fast	1	X
(Typical Crystal Frequency = 14.31818 M	Hz)	

In the "address dependent rate" mode, accesses to \$0000-\$7FFF and \$FF00-\$FF1F are slowed to 0.9 MHz (crystal frequency  $\div$  16) and all other addresses are accessed at 1.8 MHz (crystal frequency  $\div$  8).

Note: "Slow" (0.9 MHz) operation can be accomplished using 1.0 MHz MC6809E and MC6821 devices. For "Fast" (1.8 MHz) operation, 2.0 MHz MC68B09E and MC68B21 devices must be used.

#### **Memory Size**

Two bits (M1 and M0) determine RAM memory size, the options are:

SIZE	M1	Mo
One or two banks of 4K x 1 dynamic RAMs One or two banks of 16K x 1 dynamic RAMs One bank of 16K x 4 dynamic RAMs One bank of 64K x 1 dynamic RAMs	0 0 0	0 1 1
Up to 64K static RAM*	1	1

<sup>1)</sup> This option is only available when using the LS785.

#### IMPORTANT!

Note: Be sure to program the SAM for the correct memory size before using RAM (i.e., for a subroutine stack).

#### Map Type

One bit (TY) is used to select between two memory map configurations.


Refer to Figures 14–16 for details. Early versions of the LS783 did not allow the "Fast" MPU rate to be used in conjunction with Map Type "TY = 1." Devices manufactured after January 1, 1983 allow both "Fast" and "Slow" MPU rates to be used with Map Type "TY = 1." (Date of manufacture is marked on devices as YYWW where YY is the year and WW is the week of manufacture).

#### Writing To The SAM Control Register

Any bit in the control register (CR) may be set by writing to a specific unique address. Each bit has two unique addresses . . . writing to the **even** # address **clears** the bit and writing to the **odd** # address **sets** the bit. (Data on the data bus is irrelevant in this procedure.) The specific addresses are tabulated in Figures 14–16.

If desired, a short routine may be written to program the SAM CR "a word at a time." For example, the following routine copies "B" bits from "A" register to SAM CR addresses beginning with address "X."


SAM1	46		ROR	A
	24	06	BCC	SAM2
	30	01	INX	(LEAX1,X)
	A7	80	STA	O,X+
	20	02	BRA	SAM3
SAM2	A7	81	STA	0,X++
SAM3	5A		DEC	В
	26	F2	BNE	SAM1
	39		RTS	





<sup>\*</sup> Requires a latch for demultiplexing the RAM address

FIGURE 14 - MEMORY MAP (TYPE #0)



Abbreviations:

M.S. = Most Significant

L.S. ≡ Least Significant

 $S \equiv Set Bit$ 

 $C \equiv Clear Bit$  (All bits are cleared when SAM is reset.)


S = Device Select value = 4 x S2 + 2 x S1 + 1 x S0

NOTES:

\*On LS785, S = 7 if  $R/\overline{W} = 0$ 

\*\*This memory area may also be RAM. However, locations \$FFE0-\$FFFF must be ROM when using LS785.

FIGURE 15 - LS783 MEMORY MAP (TYPE #1 64K RAM)



Abbreviations:

M.S. Most Significant

L.S. = Least Significant

 $\mathbf{S} \equiv \mathbf{Set} \; \mathbf{Bit}$ 

(All bits are cleared when SAM is reset.)


C = Clear Bit S = Device Select value = 4 x S2 + 2 x S1 + 1 x S0 NOTES:

\*S = 0 if  $R/\overline{W}$  = 1

\*\*Decode S2, S1, and S0 with an open collector SN74LS156 and 'wire-or' state 7 with state 2. (See Appendix B for suggested decode circuit.)

\*To avoid ROM enable during R/W = LOW, the ROM at S = 2 must be gated with  $R/\overline{W}$ . (See Appendix B for suggested decode circuit.)

FIGURE 16 — LS785 MEMORY MAP (TYPE #1 64K RAM)



Abbreviations:

M.S. ≡ Most Significant

L.S. = Least Significant

S = Set Bit C = Clear Bit (All bits are cleared when SAM is reset.)

S  $\equiv$  Device Select value = 4 x S2 + 2 x S1 + 1 x S0

NOTES:

\*S = 7 if  $R/\overline{W}$  = 0

\*\*Memory locations \$FFE0-\$FFFF cannot be written to (i.e. write protected).

#### FIGURE 17 — MEMORY ALLOCATION TABLE

(Also, see the memory MAPs on pages 17 and 18.)

Type # 0: (Primarily for ROM based systems)

Address Range	Intended Use
\$FFF2 to FFFF	MC6809E Vectors: Reset, NMI, SWI, IRQ, FIRQ, SWI2, SWI3.
FFE0 to FFF1	Reserved for future MPU enhancements.
FFC0 to FFDF	SAM Control Register: V0, - V2, F0 - F6, P, R0, R1, M0, M1, TY.
FF60 to FFBF	Reserved for future control register enhancements.
FF40 to FF5F	I/O2: Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
FF20 to FF3F	I/O <sub>1</sub> : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
FF00 to FF1F	I/O <sub>0</sub> : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 - A4.
C000 to FEFF	ROM2: 16K addresses. External cartridge ROM*.
A000 to BFFF	ROM1: 8K addresses. Internal ROM*. Note that MC6809E vector addresses select this ROM*.
8000 to 9FFF	ROM0: 8K addresses. Internal ROM*.
0000 to 7FFF	RAM: 32K addresses. RAM shared by MPU and VDG.


<sup>\*</sup>Not restricted to ROM. For example, RAM or I/O may be used here.

Type # 1: (Primarily for RAM based systems)

Address Range	Intended Use
\$FFF2 to FFFF	MC6809E Vectors: Reset, NMI, SWI, IRQ, FIRQ, SWI2, SWI3.
FFE0 to FFF1	Reserved for future MPU enhancements.
FFC0 to FFDF	SAM Control Register: V0 - V2, F0 - F6, P, R0, R1, M0, M1, TY.
FF60 to FFBF	Small ROM: Boot load program and initial MC6809 vectors.
FF40 to FF5F	I/O <sub>2</sub> : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 - A4.
FF20 to FF3F	I/O1: Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
FF00 to FF1F	I/O <sub>1</sub> : Input/Output (PIAs, ACIAs, etc.) To subdivide, use A0 – A4.
0000 to FEFF	RAM: 64K( – 256) addresses, shared by MPU and VDG.
	(If $R\overline{W}$ = 0 then S = 3 for \$C000-\$FEFF; S = 2 for \$A000-\$BFFF; S = 1 for \$8000-\$9FFF and S = 7 for \$0000-\$7FFF.)

#### APPENDIX A


#### Providing a Clock for MC6800 Microprocessors





APPENDIX B

Memory Decode for LS783 "MAP TYPE = 1"



## APPENDIX C VDG/SAM Video Display System Offers 3 New Modes by Paul Fletcher


There are three new modes created when the VDG and SAM are used together in a video display system. These modes offer alphanumeric compatibility with 8 color low-to-high resolution graphics, 64H x 64 V, 64H x 96 V, 64H x 192 V. The new modes S8, S12, and S24 are created by placing the VDG in the Alpha Internal mode and having the SAM in a 2K, 3K or 6K full color graphics mode. In all modes the VDG's S/A and Inv. pins are connected to data bits DD7 and DD6 to allow switching on the fly between Alpha and Semigraphics and between inverted and non-inverted alpha. This method is used in most VDG systems to obtain maximum flexibility.

The three modes divide the standard 8\*12 dot box used by the VDG for the standard alpha and semigraphics modes into eight 4\*3 dot boxes for the S8 mode, twelve 4\*2 dot boxes for the S12 mode, and twenty-four 4\*1 dot boxes for the S24 mode. Figure 17 shows the arrangement of these boxes. One byte is needed to control two horizontally consecutive boxes. It therefore takes four bytes for the S8, six bytes for the S12, and 12 bytes for the S24 mode to control the entire 8\*12 dot box. These two horizontally consecutive boxes have four combinations of luminance controlled by bits B0-

B3. For convenience B2 should be made equal to B0 and B3 should be made equal to B1. This eliminates a screen placement problem which would cause other codes to change patterns when moved vertically on the screen. The illuminated boxes can be one of eight colors which are controlled by B4-B6 (see Figure 18). The bytes needed to control all the boxes in the 8\*12 dot box must be spaced 32 address spaces apart in the display RAM because of the addressing scheme originally used in the VDG and duplicated by the SAM. This means to place an alphanumeric character on the TV screen it requires 4, 6, or 12 bytes depending on the mode used. These bytes are placed 32 memory locations apart in the display RAM (see Figure 18). This multiple byte format allows the mixing of character rows of different characters in the same 8\*12 dot box creating new characters and symbols. It also allows overlining and underlining in eight colors by switching to semigraphics at the correct time.

These new modes optimize the memory versus screen density tradeoffs for RF performance on color TVs. This could make them the most versatile of all the modes depending on the users creativity and the software sophistication.


#### FIGURE C1 — DISLAY MODES S8, S12, S24 Bit/Visible Dot Correlation



	Dots	!
Scan Lines	-	
S12		12

L	eft	Right *,	*
R	ed	Red	\$XX00 (\$BF)
В	ue	Off	\$XX20 (\$AA)
0	ff	Green	\$XX40 (\$85)
Ora	nge	Orange	\$XX60 (\$FF)
C	ff	Off	\$XX80 (\$80)
Ye	llow	Yellow	\$XXA0 (\$9F)


• Options: One of 8 colors for L or R or both. Off = Black




						* 1	**	
BI	Blue Blue				\$XX00 (\$AF)			
Bla	acl		E	31a	ck		\$XX20 (\$80)	
BI	acl	<b>.</b>	E	3la	ck		\$XX40 (\$80)	VDG
	0	0	0	0	0		\$XX60 (\$14) ·	∼Çodē
П	0	Г		Г	0	Г	\$XX80 (\$18) 、	for T
П		0		0			\$XXA0 (\$18)	)
			0				\$XXC0 (\$18)	'VDG
		•		0			\$XXE0 (\$18)	Code
	0				0		\$X100 (\$18)	for X
$\Box$	0			Г	•		\$X120 (\$18)	)
BI	aci	ζ.	1	Bla	ick		]\$X140 (\$80) ´	
Gr	ee	n		Gre	eer	1	\$X160 (\$8F)	
		_	_				-	


- Underline, Overline
- Mix Character Dot Rows

<sup>\*\*\*</sup> Characters will always remain in standard VDG positions.



_						_				
1	LX	C2	C1	СО	Color	B3,B1	B2,B0		4	
t	0	х	х	х	Black	0	0	=	Off	Off
Ī	1	0	0	0	Green					
	1	0	0	1	Yellow	0	1	=	Öff	Color
	1	0	1	0	Blue					
	1	0	1	1	Red	1	0	=	Color	Off
	1	1	0	0	Buff					
I	1	1	0	1	Cyan	1	1	=	Со	lor
	1	1	1	0	Magenta	<u> </u>	L			
	1	1	1	1			S8 Scre	en Me	mory Ma	o.





5

FIGURE 18 — EQUIVALENT OF OSCILLATOR INPUT AND OUTPUT




FIGURE 19 — DA0 INPUT




FIGURE 20 - VCIk INPUT/OUTPUT




FIGURE 21 - E AND Q OUTPUTS




FIGURE 22 — TYPICAL INPUT




FIGURE 23 --- TYPICAL OUTPUT






FIGURE 24 — EXAMPLE of MC6809E, MC6883 and MC6847 COMPUTER





MC6847 Mode Control & Misc I/O connects here.



<sup>\*</sup>This pin number on 8 different RAM chips is connected to this point.



LS795

INPUTS

OUTPUT

DESCRIPTION — The SN54LS/74LS795 thru SN54LS/74LS798 device types provide a second source for the 71/81LS95 thru 71/81LS98 series. These devices are octal low power Schottky versions of the 70/8095 thru 70/8098 3-STATE Hex Buffers. The LS795 and LS797 are noninverting and the LS796 and LS798 are inverting functions. On each buffer, one of the two inputs is used as a control line to gate the output into the high impedance state, while the other input passes the data through the buffer. On the LS795 and LS796 access is through a 2-input NOR gate, with all eight 3-STATE enable lines common. On the LS797 and LS798, four buffers are enabled from one common line and the other four buffers from another common line. On all device types the 3-STATE condition is achieved by applying a high logic level to the enable pins.

SN54LS/74LS797

#### SN54LS/74LS795 SN54LS/74LS796 SN54LS/74LS797 SN54LS/74LS798

#### TRI-STATE OCTAL BUFFERS

LOW POWER SCHOTTKY

LS798

INPUTS OUTPUT

#### **TRUTH TABLES**

LS797

INPUTS OUTPUT

SN54LS/74LS798

LS796

INPUTS OUTPUT

G1 G2 A Y G1 G2 A	A Y G	A Y G A
- X H X Z X H X	X Z H X Z L H L L	X Z H X H H L H L L L
	LOGIC DIAGRAMS	
	_	
SN54LS/74LS795		SN54LS/74LS796
V <sub>CC</sub> Ḡ2 A8 Y8 A7 Y7 A6 Y6 A 20 19 18 17 16 15 14 13 21 12 13 4 5 6 7 8 G1 A1 Y1 A2 Y2 A3 Y3 A4		2 A8 Y8 A7 Y7 A6 Y6 A5 Y5 19 18 17 16 15 14 13 12 11 2 13 4 5 6 7 8 9 10 11 Y1 A2 Y2 A3 Y3 A4 Y4 GND

J Suffix — Case 732-03 (Ceramic) N Suffix — Case 738-01 (Plastic)

#### **GUARANTEED OPERATING RANGES**

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
TA	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54 74			-2.6 -5.0	mA
lor	Output Current — Low	54 74			8.0 16	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)


SYMBOL	PARAME	ETCD		LIMITS		UNITS	TECT	CONDITIONS	
STIVIBUL	FANAIVI	:IEN	MIN TYP I		MAX	UNITS	TEST CONDITIONS		
VIH	Input HIGH Voltage		2.0			V	Guaranteed In All Inputs	put HIGH Voltage for	
.,		54			0.7	.,		put LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	V	All Inputs		
VIK	Input Clamp Diode V	oltage		-0.65	-1.5	V	V <sub>CC</sub> = MIN, III	N = −18 mA	
Vон	Output HIGH Voltage	54	2.5	3.5		V	Vcc = MIN Ic	ω = MΔX	
VOH	Calpat men renage	74	2.7	3.5		V	$V_{CC} = MIN, I_{OH} = MAX$		
	Output LOW Voltage	54,74		0.25	0.4	V	$I_{OL} = 8.0 \text{ mA}$	$V_{CC} = V_{CC} MIN$	
VOL		74		0.35	0.5	٧	I <sub>OL</sub> = 16 mA	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> per Truth Table	
lozh	Output Off Current-	-High			20	μΑ	V <sub>CC</sub> = MAX, V	OUT = 2.4 V	
lozL	Output Off Current—	-Low			-20	μΑ	V <sub>CC</sub> = MAX, V	OUT = 0.4 V	
					20	μΑ	V <sub>CC</sub> = MAX, V	$v_{1N} = 2.7 \text{ V}$	
lн	Input HIGH Current				-0.1	mA	V <sub>CC</sub> = MAX, V	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
l <sub>IL</sub>	Input LOW Current A Input, Both G at 0.4 V G Input				-0.400 -0.400	mA	V <sub>CC</sub> = MAX, V	′ <sub>IN</sub> = 0.4 V	
	A Input, Both G at 2	2.0 V			-20	μΑ	V <sub>CC</sub> = MAX, V	IN = 0.5 V	
los	Short Circuit Current	-	-30		-130	mA	V <sub>CC</sub> = MAX		
lcc	Power Supply	LS795/LS797			26	mA	V <sub>CC</sub> = MAX		
	Current LS796/LS798				21	mA	ACC — IMAX		

#### **AC CHARACTERISTICS:** T<sub>A</sub> = 25°C

SYMBOL	PARAMETER	LIMITS						UNITS	TEST CONDITIONS	
STIVIDOL	FANAIVIETEN	LS795/LS797			LS796/LS798			UNITS	1E31 CONDITIONS	
		MIN	TYP	MAX	MIN	TYP	MAX			
tPLH tPHL	Propagation Delay		11 15	16 22		6.0 13	10 17	ns	V <sub>CC</sub> = 5.0 V	
<sup>t</sup> PZH <sup>t</sup> PZL	Output Enable Time		16 13	25 20		17 16	27 25	ns	C <sub>L</sub> = 15 pF	
<sup>t</sup> PHZ <sup>t</sup> PLZ	Output Disable Time		13 19	20 27		13 18	20 27	ns	C <sub>L</sub> = 5.0 pF	

5

## FAST AND LS



Reliability Data



#### **HIGH RELIABILITY**

#### STANDARD PROGRAMS

MIL-STD-883 OPERATIONS METHOD	PROCESSING PER 5004/5005	HI-REL J PROCESSED		MIL-M-38510 JAN QUALIFIED	
SCREEN	CLASS B METHOD	CLASS B	CLASS C	CLASS B	
Internal Visual (Precap)	2010 Condition B and 38510	100%	100%	100%	
Stabilization Bake	1008 Condition C or Equivalent	100%	100%	100%	
Temperature Cycling	1010 Condition C	100%	100%	100%	
Constant Acceleration	2001 Condition E (min.) Y <sup>1</sup> Plane	100%	100%	100%	
Seal (a) Fine (b) Gross	1014, Condition B 1014, Condition C	100% 100%	100% 100%	100% 100%	
Interim Electrical Parameters	Per applicable device specification	Optional <sup>1</sup>		Optional <sup>1</sup>	
Burn-in Test	1015 160 Hrs. @ 125° C Min. (4)	100%		100%	
Final Electrical Tests (a) Static tests (1) 25°C (subgroup 1, table 1, 5005) (2) Max. and min. rated operating temp. (subgroups 2 and 3, table 1, 5005) (b) Dynamic tests and/or switching tests @ 25°C (subgroup 4 and 9, table 1, 5005) (c) Functional test @ 25°C (subgroup 7,	Per applicable device specification	100% 100% <sup>(5)</sup> 100%	100% (2) (2)	100% 100% <sup>(5)</sup> 100%	
table 1, 5005)					
Qualification or Quality Conformance Inspection	5005	Group A <sup>3</sup>	Group A <sup>3</sup>	per 38510 <sup>3</sup>	
External Visual	2009	100%	100%	100%	


- 1. When specified in the applicable device specification, 100% of the devices shall be tested at Manufacturer's option.
- 2. Sample at Group A.
- Sample a Godp A.
   Full 5005 Conformance testing performed on Jan qualified product. Group A performed on Motorola HI-REL JEDEC processed product with either Generic or group B, C, D testing available.
   Optional 0.44 eV time-temperature "equivalent" burn-in per Figure 1015-1.
   AC sample testing at +125°C and -55°C on those types which require subgroup 10 and 11 testing per MIL-M-38510
- Slash Sheet Specifications.
- 6. Devices Processed to earlier HI-REL "SNC" and "SNJ" program still available contact nearest Motorola Sales Office for ordering information.

#### LOW POWER SCHOTTKY INTEGRATED CIRCUITS

## ORDERING & MARKING FOR JEDEC HI-REL PROCESSING PROGRAM

54LS00	/	B	C	В	JC
1	t	t	t	1	t
Device	Slash	Device	Case	Lead	JEDEC
Туре		Class	Outline	Finish	Designator

#### ORDERING & MARKING FOR JAN QUALIFIED PROGRAM







The "BETTER" program is offered on TTL/LS, in dual-in-line ceramic and plastic packages.

Motorola's reliability and quality-enhancement program was developed to provide improved levels of quality and reliability for standard commercial products.

Motorola standard commercial integrated circuits are manufactured under stringent inprocess controls and quality inspections combined with the industries' finest outgoing quality inspections. The "BETTER" program offers three levels of extra processing, each tailored to meet different user needs at nominal costs.

#### The program is designed to:

- Eliminate incoming electrical inspection
- Eliminate need for independent test labs and associated extra time and costs
- · Reduce field failures
- · Reduce service calls
- · Reduce equipment downtime
- · Reduce board and system rework
- · Reduce infant mortality
- · Save time and money
- · Increase end-customer satisfaction

#### BETTER PROCESSING — STANDARD PRODUCT PLUS:

#### LEVEL I (Suffix S)

- 100% temperature cycling per MIL-STD-883. Method 1010C, ten cycles from — 65°C to+150°C.
- 100% functional and dc parametric tests at maximum rated temperature.

#### LEVEL II (Suffix D)

- 100% burn-in to MIL-STD-883 test conditions — 160 hours at +125°C or 1.0 eV Arrhenius time/temperature equivalent.
- 100% post burn-in functional and dc parametric tests at 25°C (or max rated T<sub>A</sub> at Motorola's option).

#### LEVIL III (Suffix DS)

 Combination of Levels I and II above. (Post burn-in functional and dc parametric tests at maximum rated temperature.)

#### "BETTER" AQL GUARANTEES

TEST	CONDITION		AQL1	
		LEVEL I	LEVEL II	LEVEL III
HIGH TEMPERATURE FUNCTIONAL	$T_A = MAX$	0.078		0.078
DC PARAMETRIC	T <sub>A</sub> = 25°C	0.078	0.078	0.078
DC PARAMETRIC	TA MIN, TA MAX	0.39	0.39	0.39
AC PARAMETRIC	T <sub>A</sub> = 25°C	0.078	0.078	0.078
EXTERNAL VISUAL AND MECHANICAL	MAJOR/MINOR	0.078	0.078	0.078
HERMETICITY (NOT APPLICABLE TO PLASTIC PACKAGES)	GROSS/FINE	0.15	0.15	0.15

 "AQL" values shown are for references only—"LTPD" type sampling plans are used that are equal to or tighter than values indicated. Also, the guaranteed electrical and visual/mechanical AQL levels will be tightened each quarter through 1985. Contact nearest Motorola sales office for latest values.

#### **HOW TO ORDER**




Standard Package Suffix BETTER
PROCESSING
LEVEL I = SUF

LEVEL I = SUFFIX S LEVEL II = SUFFIX D LEVEL III = SUFFIX DS

#### **PART MARKING**

The Standard Motorola part number with the corresponding "BETTER" suffix can be ordered from your local authorized Motorola distributor or Motorola sales offices. "BETTER" pricing will be quoted as an adder to standard commercial product price.

#### GENERALIZED PRODUCT FLOW



HERMETIC

SEALING

CC/SEC). Sampled to a 0.15% AQL.

Hermeticity Monitor: Hermetic packages only. Combination fine/gross leak test per modification of MIL-STD-883, Method 1014B (5 x  $10^{-8}$  ATM CC/SEC to 1 x  $10^{-4}$  ATM

of Table 1.

ΉМ

SHIPPING

# "RAP" RELIABILITY AUDIT PROGRAM for BIPOLAR DIGITAL INTEGRATED CIRCUITS

#### 1.0 INTRODUCTION

In January, 1977, Motorola Bipolar Digital Reliability Engineering implemented "RRAP" (Rapid Reliability Assessment Program) to provide rapid assessment of the reliability of newly introducedTTL Low-Power Schottky (LS) devices. This RRAP concept permits rapid feedback of information on any reliability problems to the Product Engineering group so that corrective action can be quickly implemented. The RRAP program is performed by the Reliability Engineering Department on samples submitted by Product, Process, or Package Enginering for obtaining a rapid look at the reliability of new products, processes, or packages. This program has been extended to standard 74F (FAST), TTL, TTL Memories, MDTL, MHTL, MECL III, MECL 10K and 10KH, MECL Memories, Macrocell Arrays, and Phase Lock Loop (PLL) product families. The details of the RRAP program are outlined in Section 2.0.

In March, 1977, an addition was made to the RRAP program for the purpose of auditing the reliability of outgoing TTL Low-Power Schottky(LS) product. This audit, called the Reliability Audit Program ("RAP"), is performed weekly by the Quality Assurance Group and reported monthly by Bipolar Digital Reliability Engineering. The details of this "RAP" program are outlined in Section 3.0.

#### 2.0 RAPID RELIABILITY ASSESSMENT PROGRAM (RRAP)

#### 2.1 Hermetic Packaged Devices (50 Units minimum per Evaluation Sample)

- a. Electrical I (initial rejects removed from test)
- b. Temp Cycling -100 cycles ( $-65^{\circ}$ C/ $+150^{\circ}$ C) per Method 1010C
- c. Electrical I (plus Hermeticity per Method 1014 B & C for package evaluations only)
- d. "Equivalent" Burn-In for 40 hrs at 145°C per Method 1015 A or C
- e. Electrical I

#### 2.2 Plastic Packaged Devices (100 Units minimum per Evaluation Sample)

#### S/G 1 (30 Units)

#### a. Electrical I

- b. Thermal Shock -200 cycles (-55°C/+125°C -30 Sec. dwell) Method 1011B, modified
- c. Electrical I

#### S/G 2 (40 Units)

- a. Electrical I
- b. 16 hrs, PTHB; Rated V<sub>CC</sub> (15 psig, 100%RH, 121°C) Motorola test method
- c. Electrical I

#### S/G 3 (30 Units)

- a. Electrical I
- b. Temp Cycling -100 cycles (-65°C/+150°C). Method 1010C
- c. Electrical I
- d. "Equivalent" Burn-In (40 hrs @ 145°C) per Method 1015 A or C
- e. Electrical I

#### NOTES:

- 1. All tests per MIL-STD-883 unless stated otherwise.
- 2. Electrical I = DC @ 25°C and functional @ 25°C Go/No/Go
- 3. 40 hr/145°C burn-in is "equivalent" to 160 hr/125°C burn-in using 1.0 eV activation energy and the Arrhenius equation for determining acceleration factor.
- 16 hrs of PTHB testing is equivalent to approximately 800 hrs of standard 85°C/85% RH THB testing for V<sub>CC</sub> ≤ 15 V, based on comparative tests performed by Motorola Reliability Engineering.
- 5. For each evaluation, the goal is zero failures. Any indicated failure is first verified and then submitted to the Product Analysis Lab for detailed analysis. Results of evaluation, along with analysis of any failure(s), are reviewed promptly with responsible design, product, process and package engineers.




- 3.1 PTHB 15 psig/121°C/100% RH at rated V<sub>CC</sub> for 16 hours performed on a weekly basis 0 rejects allowed out of 45 devices. (To be performed on plastic encapsulated devices only.) 48 hours read out included for reliability engineering information only.
- 3.2 Temp Cycling MIL-STD-833, Method 1010, 1000 cycles, Condition C, —65°C/+150°C. Interim readout at 100 cycles (plastic and hermetic packages). Sample pulled on weekly basis 0 rejects allowed out of 45 devices after 100 cycles; 1 reject allowed out of 45 devices after 1000 cycles.
- 3.3 Op. Life Test MIL-STD-883, Method 1005, Condition A (Reverse Bias) or C (Power plus Reverse Bias), T<sub>A</sub> = 145°C; readouts at 40 hrs and 250 hrs (plastic and hermetic packages). Sample pulled on weekly basis 1 reject allowed out of 55 devices at 40 hr readout. No additional rejects allowed at 250 hrs. If no rejects at 40 hrs, 1 reject allowed at 250 hrs.
- 3.4 Report Monthly Reliability Engineering computer printout summarizing test results.

#### NOTES:

- All standard 25°C dc and functional parameters will be measured Go/No/Go at each readout.
- 2. Any indicated failure is first verified and then submitted to the Product Analysis Lab for detailed analysis.
- If both plastic and hermetic packages are available, package type will be alternated weekly.
- Device types sampled will be by generic type within each digital I/C product family (MDTL, MTTL, MTTL-LS, etc.) and will include all major package assembly options (U/S bond, TC bond, ball bond, T.A.B., etc.) and all assembly locations (Korea, Malaysia, etc.).
- 5. 16 hrs PTHB is equivalent to approximately 800 hrs of 85°C/85% RH THB for VCC  $\leqslant$  15 V.
- 6. Only moisture related failures (like corrosion) are criteria for failure on PTHB test.
- 40 hr/145°C Op Life is equivalent to 160 hr/125°C using 1.0 eV in Arrhenius equation.
- 250 hrs/145°C Op Life is equivalent to 1000 hrs/125°C using 1.0 eV in Arrhenius equation.
- Special device specifications (48A's) for digital products will reference
   12MRM15301A as source of generic data for any customer required monthly audit
   reports

6

### FAST AND LS



Package Information Including Surface Mount



### WHY SURFACE MOUNT?

Surface Mount Technology is now being utilized to offer answers to many problems that have been created in the use of insertion technology.

Limitations have been reached with insertion packages and PC board technology. Surface Mount Technology offers the opportunity to continue to advance the State-of-the-Art designs that cannot be accomplished with Insertion Technology.

Surface Mount Packages allow more optimum device performance with the smaller Surface Mount configuration. Internal lead lengths, parasitic capacitance and inductance that placed limitations on chip performance have been reduced.

The lower profile of Surface Mount Packages allows more boards to be utilized in a given amount of space. They are stacked closer together and utilize less total volume than insertion populated PC boards.

Printed circuit costs are lowered with the reduction of the number of board layers required. The elimination or reduction of the number of plated through holes in the board, contribute significantly to lower PC board prices.

Surface Mount assembly does not require the preparation of components that are common on insertion technology lines. Surface Mount components are sent directly to the assembly line, eliminating an intermediate step.

Automatic placement equipment is available that can place Surface Mount components at the rate of a few thousand per hour to hundreds of thousands of components per hour.

Surface Mount Technology is cost effective, allowing the manufacturer the opportunity to produce smaller units and/or offer increased functions with the same size product.

### SURFACE MOUNT AVAILABILITY

Bipolar Logic is currently offering LS-TTL and FAST-TTL in production quantities in SOIC packages.

Refer to the following Selector Guides (SG-60, SG-113, BR127) which indicate availability and package type for these families.

These families may be ordered in rails or on Tape and Reel. Refer to Tape and Reel information for ordering details.

### THERMAL DATA

The power dissipation of surface mount packages is dependent on many factors that must be taken into consideration in the initial board design. The board material, the board surface metal thickness, pad area and the proximity to other heat generating components all have a bearing on the device dissipation capability.




Figure 2-1. Thermal Resistance, Junction-To-Ambient (°C/W)

Thermal Resistance of SOIC Packages. Measurement specimens are solder mounted on printed circuit card  $20 \text{mm} \times 32 \text{mm} \times 1.7 \text{mm}$  in still air. No auxiliary thermal conduction aids are used. As thermal resistance varies inversely with


die area, a given package takes values between the max and min values shown which represent smallest (2000 square mils) and largest (8000 square mils) expected to be assembled in the SOIC package.

### STANDARD BIPOLAR LOGIC INTEGRATED CIRCUITS

Motorola has now added the convenience of Tape and Reel packaging for our growing family of standard Integrated Circuit products. Two reel sizes are available, for all but the largest types, to support the requirements of both first and second generation pick-and-place equipment. The packaging fully conforms to the latest EIA RS-481A specification. The antistatic embossed tape provides a secure cavity sealed with a peel-back cover tape.

### MECHANICAL POLARIZATION

### SOIC DEVICES



### **GENERAL INFORMATION**

- Reel Size

13 inch (330 mm) Suffix TR13

T - ... - \A/: -141

7 inch (178 mm) Suffix TR7 12 mm to 24 mm (see table)

Tape WidthUnits/Reel


2500 to 250 (see table)

- No Partial Reel Counts Available and Minimum Lot Size is Per Table

### ORDERING INFORMATION

To order devices which are to be delivered in Tape and Reel, add the appropriate suffix to the device number being ordered.

### EXAMPLE:



**TABLE 2.1 Tape and Reel Data** 


Device Type	Tape Width (mm)	Device/Reel	Reel Size (inch)	Min Lot Size Per Part No. Tape and Reel
SO-8	12	500	7	5,000
SO-8	12	2,500	13	5,000
SO-14	16	500	7	5,000
SO-14	16	2,500	13	5,000
SO-16	16	500	7	5,000
SO-16	16	2,500	13	5,000
SO-16 Wide	16	1,000	13	5,000
SO-16 Wide	16	250	7	4,500
SO-20 Wide	24	1,000	13	5,000
SO-20 Wide	24	250	7	4,500

### Case 751A D Suffix 14-Pin Plastic SO-14



### NOTES:

- 1. -T- IS SEATING PLANE.




	MILLI	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8 54	8 74	0 336	0 344
В	3 81	4 01	0 150	0 158
C	1 35	1 75	0 053	0 069
D	0.35	0 46	0 014	0.018
F	0 67	0 77	0 026	0.030
G	1.27	BSC	0 05	O BSC
J	0.19	0 22	0 007	0 009
K	0 10	0.20	0 004	0 008
L	4 82	5 21	0 189	0 205
Р	5 79	6 20	0 228	0 244

### Case 751B D Suffix 16-Pin Plastic SO-16



### NOTES:

- 1. T IS SEATING PLANE



	MILLI	WETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	9.78	10 01	0.385	0.394
В	3 81	4 01	0 150	0.158
C	1 35	1.75	0.053	0.069
D	0 35	0 46	0 014	0.018
F	0.67	0.77	0 026	0.030
G	1.2	7 BSC	0.050 BSC	
J	0.19	0 22	0.007	0.009
K	0 10	0.20	0 004	0.008
L	4.82	5.21	0.189	0.205
P	5.79	6 20	0.228	0.244

### Case 751B-02 DW Suffix 16-Pin Plastic SO-16 (WIDE)

A A



- NOTES
  1 DIMENSIONS A AND B ARE DATUMS AND T IS A
  DATUM STARPE
  2 POSTIONAL TOLERANCE FOR TERMINALS D
  DIMENSION, 18 FACES

  1 25: 00 10: 0 T. A 0 8 0
  3 POSTIONAL TOLERANCE FOR P DIMENSIONING, 8
  PLACES
  1 025: 00 0 T. A 0 80
  4 025: 00 0 T. A 0 80
  5 CONTROLLING TOLERANCING PRE Y14 5M, 1982
  5 CONTROLLING DIMENSION INCH




	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	10 16	10 43	0 400	0 411
В	_739	7 59	0 291	0 299
С	2 36	2 64	0 093	0 104
D	0.36	0.48	0 014	0 019
F	0.51	0.88	0 020	0 035
G	1 27	BSC	0 050 BSC	
J	0 20	0.30	0.010	0.012
K	0 10	0.25	0 004	0 010
М	0°	7°	0°	7°
P	10 08	10 54	0.397	0.415

SOIC (continued)

### Case 751D-01 DW Suffix 20-Pin Plastic SO-20 (WIDE)






	MILLIN	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
A	12 67	12 95	0 499	0.510
В	7 39	7 59	0 291	0 299
С	2 36	2 64	0 093	0 104
D	0.36	0.48	0 014	0.019
F	0.51	0.88	0 020	0 035
G	1 27	BSC	0.050	BSC
J	0.25	0.30	0.010	0 012
K	0 10	0.25	0 004	0 010
M	0°	7°	0°	7°
P	10.08	10 54	0.397	0.415

### **CERAMIC DUAL IN-LINE**

### Case 620-08 16-Pin Ceramic Dual In-Line






	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	19.05	19.94	0.750	0.785
В	6 10	7.49	0.240	0.295
C	-	5.08	-	0.200
D	0.38	0.53	0.015	0.021
F	1.40	1.78	0.055	0.070
G	2.54	BSC	0.10	D BSC
H	0.51	1.14	0.020	0.045
J	0.20	0.30	0.008	0.012
к	3.18	4.32	0.125	0.170
L	7.62 BSC		0.300	BSC
M		150	-	15 <sup>0</sup>
N	0.51	1.02	0 020	0.040

- 1. LEADS WITHIN 0.13 mm (0.005) RADIUS
  OF TRUE POSITION AT SEATING PLANE
  AT MAXIMUM MATERIAL CONDITION.
  2. PACKAGE INDEX. NOTCH IN LEAD
  NOTCH IN CERAMIC OR INK OOT.
  3. DIM "L" TO CENTER OF LEADS WHEN
  EORMED PARALLE!
- FORMED PARALLEL.
- 4. DIM "A" AND "B" DO NOT INCLUDE GLASS RUN-OUT. 5. DIM "F" MAY NARROW TO 0.76 mm (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.



# 24-Pin Ceramic Dual In-Line

Case 623-05



	MILLIN	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	31.24	32.77	1.230	1.290
В	12.70	15.49	0.500	0.610
C	4.06	5.59	0.160	0.220
D	0.41	0.51	0.016	0.020
F	1.27	1.52	0.050	0.060
G	2.54	BSC	0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600	BSC
M	00	15 <sup>0</sup>	00	150
N	0.51	1.27	0.020	0.050

### NOTES:


- OTES:

  1. DIM "L" TO CENTER OF
  LEADS WHEN FORMED
  PARALLEL.

  2. LEADS WITHIN 0.13 mm
  (0.005) RADIUS OF TRUE
  POSITION AT SEATING PLANE
  AT MAXIMUM MATERIAL
  CONDITION, (WHEN FORMED
  PARALLEL).

- NOTES:
  1. ALL RULES AND NOTES ASSOCIATED
  WITH MO-001 AA OUTLINE SHALL APPLY.
  2. DIMENSION "L" TO CENTER OF LEADS
  - WHEN FORMED PARALLEL.
  - 3. DIMENSION "A" AND "B" (632-07) DO NOT INCLUDE GLASS RUN-OUT.
  - 4 LEADS WITHIN 0.25 mm (0.010) DIA OF TRUE POSITION AT SEATING PLANE AND MAXIMUM MATERIAL CONDITION.

### Case 632-07 14-Pin Ceramic Dual In-Line



	MILLIM	ETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	19.05	19.94	0.750	0.785
В	6.10	7.49	0 240	0.295
C	_	5 08	-	0 200
D	0.38	0.58	0.015	0.023
F	1.40	1.77	0.055	0.070
G	2.54	BSC	0 100 BSC	
H	1.91	2.29	0.075	0.090
J	0 20	0 38	0.008	0.015
K	3.18	4.32	0.125	0.170
L	7.62 BSC		0.300	BSC
M		15°		150
N	0 51	1.02	0.020	0.040


### **CERAMIC DUAL IN-LINE (continued)**

### Case 732-03 20-Pin Ceramic Dual In-Line



- JTES:

  1. LEADS WITHIN 0.25 mm (0.010)
  DIA, TRUE POSITION AT
  SEATING PLANE, AT MAXIMUM
- MATERIAL CONDITION.
  2. DIM L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 3. DIM A AND B INCLUDES MENISCUS.



	MILLIMETERS		INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	23 88	25.15	0.940	0.990	
В	6 60	7 49	0.260	0.295	
C	3.81	5.08	0.150	0.200	
D	0.38	0.56	0.015	0.022	
_F_	1.40	1.65	0.055	0.065	
G	2.54	BSC	0.100 BSC		
Н	0.51	1.27	0.020	0.050	
J	0.20	0.30	0.008	0.012	
K	3.18	4.06	0.125	0.160	
L	7.62 BSC		0.30	O BSC	
M	00	15°	00	150	
NI.	0.25	1 02	0.010	0.040	

- NOTES\*

  1. DIM A- IS DATUM.
  2. POSITIONAL TOL FOR LEADS:
- 2. PUSHIONAL TOLE FOR LEADS:

  (a) B 0.25 (0.010) (b) T | A (c)

  3. TT IS SEATING PLANE.


  4. DIM A AND B INCLUDES MENISCUS

  5. DIM -L. TO CENTER OF LEADS

  WHEN FORMED PARALLEL.

  6. DIMENSIONING AND TOLERANCING

  PER ANSI Y14.5, 1973.




Case 733-02 28-Pin Ceramic Dual In-Line

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	36.45	37.85	1.435	1.490
В	12.70	15.37	0.500	0.605
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0 015	0.022
F	1.27	1.65	0.050	0.065
G	2.54	BSC	0.10	O BSC
J	0.20	0.30	0.008	0.012
К	2.54	4.06	0.100	0.160
L	15.24 BSC		0.60	DBSC
M	50	15 <sup>0</sup>	50	15 <sup>0</sup>
N	0.51	1.27	0.020	0.050

### Case 736-04 22-Pin Ceramic Dual In-Line



- NOTES:
  1 LEADS TRUE POSITIONED WITHIN 0 25mm (0 010) DIAMETER AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION (DIMEN-SION D)
- SION D)
  2 DIMENSION L TO CENTER OF LEADS WHEN
  FORMED PARALLEL
  3 "F" DIMENSION IS FOR FULL LEADS "HALF"
  LEADS ARE OPTIONAL AT LEAD POSITIONS
  1, 11, 12 AND 22.



	MILLIM	ETERS	INCHES	
DIM	MIN	MAX	MIN	MAX
A	26.92	27.69	1.060	1.090
В	9.14	9.91	0.360	0.390
C	3.56	4.57	0.140	0.180
D	0.38	0.53	0.015	0.021
F	1.27	1.65	0.050	0.065
G	2.54	BSC	0.100 BSC	
H	0.51	1.27	0.020	0.050
J	0.20	0.30	0.008	0.012
K	3.18	4.32	0.125	0.170
L	10.16 BSC			BSC
M	00	150	00	150
N	0.61	1 27	0.020	0.050


## **CERAMIC DUAL IN-LINE (continued)**

### Case 758-01 24-Pin Ceramic Dual In-Line



- OTES:


  1. DIMENSION A IS DATUM.
  2. POSITIONAL TOLERANCE
  FOR LEADS: 24 PLACES



	MILLI	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	31.50	32.64	1.240	1.285
В	7.24	7.75	0.285	0.305
C	3.68	4.44	0.145	0.175
D	0.38	0.53	0.015	0.021
F	1.14	1.57	0.045	0.062
G		4 BSC	0.100 BSC	
J	0.20	0.33	0.008	0 013
К	2.54	4.19	0.100	0.165
L	7.62	7.87	0.300	0.310
N	0.51	1.27	0.020	0.050
P	9 14	10.16	0.360	0.400

Case 734-04 J Suffix Ceramic Package





$\Gamma$	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	51.31	53.24	2.020	2.096
В	12.70	15.49	0.500	0.610
C	4.06	5.84	0.160	0.230
D	0.38	0.56	0.015	0.022
F	1.27	1.65	0.050	0.065
G	2.54	BSC	0.100 BSC	
J	0.20	0.30	0.008	0.012
K	3.18	4.06	0.125	0.160
L	15.24 BSC		0.600 BSC	
M	50	15 <sup>0</sup>	50	15 <sup>0</sup>
N	0.51	1.27	0.020	0.050


### **CERAMIC FLATPAK**

### Case 650-03 16-Pin Ceramic Flatpak



- NOTES:
  1. LEAD NO. 1 IDENTIFIED BY TAB
  ON LEAD OR DOT ON COVER.
  2. LEADS WITHIN 0.13 mm (0.005)

  - TOTAL OF TRUE POSITION AT MAXIMUM MATERIAL CONDITION.




1	MILLIMETERS		INC	HES
DIW	MIN	MAX	MIN	MAX
Α_	9.40	10.16	0.370	0.400
В	6.22	7.24	0.245	0.285
С	1.52	2.03	0.060	0.080
D	0.41	0.48	0.016	0.019
F	0.08	0.15	0.003	0.006
G	1.27	BSC	0 050 BSC	
H	0.64	0.89	0.025	0.035
K	6.35	9.40	0.250	0 370
L	18.92	-	0.745	-
N		0.51		0.020
R_	_	0.38	-	0.015

## **CERAMIC FLATPAK (continued)**

### Case 652-02 24-Pin Ceramic Flatpak






	MILLIN	METERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α.	14.99	15.49	0.590	0.610
В	9.27	9.91	0.365	0.390
C	1.27	2.03	0.050	0.080
D	0.38	0.48	0.015	0.019
F	0.08	0.15	0.003	0.006
G	1.27	BSC	0.050 BSC	
Н	0.69	1.02	0.027	0.040
K	6.35	9.40	0.250	0.370
L	21.97	_	0.865	
N	0.25	0.63	0.010	0.025

NOTE.
1. LEADS WITHIN 0.25 mm (0.010)
TOTAL OF TRUE POSITION AT
MAXIMUM MATERIAL CONDITION.

### Case 717-02 14-Pin Ceramic Flatpak







	MILLIN	METERS	INCHES	
DIM	MIN	MAX	MIN	MAX
Α	_	9.91	-	0.390
В	_	6.73	-	0.265
C	-	2.03	0.060	0.080
D	0.38	0.48	0.015	0.019
F	-	0.25	-	0.010
G	1.27	BSC	0.050 BSC	
Н	0.38	0.89	0.015	0.035
J	0.08	0.15	0 003	0.006
K	-	8 26	-	0.325
N	0.64	0.89	0.025	0.035


NOTES:
1. DIM "F" IS FOR GLASS OVERRUN.
2. LEADS, TRUE POSITIONED WITHIN
0.25 mm (0.010) DIA TO DIM "A"
8 "B" AT MAXIMUM MATERIAL
CONDITION.

# Case 737-02 20-Pin Ceramic Flatpak





NOTE: 1. LEADS WITHIN 0.25 mm (0.010) TOTAL OF TRUE POSITION AT MAXIMUM MATERIAL CONDITION.



1		MILLIMETERS		INC	HES
DI	М	MIN	MAX	MIN	MAX
$\Gamma$	1	-	13.08	-	0.515
П	3	5.84	7.11	0.230	0.280
	:	1.52	2.16	0.060	0.085
	0	0.41	0.46	0.016	0.018
		1	0.25	~	0.010
П	3	1.27	BSC	0.050 BSC	
	1	1 14	1.40	0.045	0.055
	,	0.08	0.13	0.003	0.005
	K		9.14	-	0.360
П	N.	-	1.02	-	0.040

### **PLASTIC**

### Case 646-05 14-Pin Plastic




### NOTES:

- OTES:

  1. LEADS WITHIN 0.13 mm (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.


  2. DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PAPALLED
- PARALLEL.
  3. DIMENSION "B" DOES NOT INCLUDE MOLD FLASH.
  4. ROUNDED CORNERS OPTIONAL.



	MILLIMETERS				
DIM	MIN	MAX	MIN	MAX	
A	18.16	19.56	0.715	0.770	
В	6.10	6.60	0.240	0.260	
C	4.06	5.08	0.160	0.200	
D	0.38	0.53	0.015	0.021	
F	1.02	1.78	0.040	0.070	
G	2.54	BSC	0.100 BSC		
Н	1.32	2.41	0.052	0.095	
J	0.20	0.38	0.008	0.015	
K	2.92	3.43	0.115	0.135	
L	7.62 BSC		0.300 BSC		
M	00	100	Oo	100	
N	0.51	1.02	0.020	0.040	

- 1. LEADS WITHIN 0.13 mm
  (0.005) RADIUS OF TRUE
  POSITION AT SEATING
  PLANE AT MAXIMUM
  MATERIAL CONDITION.
  2. DIMENSION "L" TO
  CENTER OF LEADS
  WHEN FORMED
  PARALLEL.
  3. DIMENSION "B ODES NOT
  INCLUDE MOLD FLASH.
  4. "F" DIMENSION IS FOR FULL
  LEADS. "HALF" LEADS ARE
  OPTIONAL AT LEAD POSITIONS
  1, 8, 9, and 16).
  5. ROUNDED CORNERS OPTIONAL.
  - 5. ROUNDED CORNERS OPTIONAL

### Case 648-05 16-Pin Plastic



	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	18.80	21.34	0.740	0.840
В	6.10	6.60	0.240	0.260
C	4.06	5.08	0.160	0.200
D	0.38	0.53	0.015	0.021
F	1.02	1.78	0.040	0.070
G	2.54	BSC	0.100 BSC	
Н	0.38	2.41	0.015	0.095
J	0.20	0.38	0.008	0.015
K	2.92	3.43	0.115	0.135
L	7.62 BSC		0.300	BSC
M	00	100	00	100
N	0.51	1.02	0.020	0.040


### Case 649-03 24-Pin Plastic





NOTES:

1. LEADS WITHIN 0,13 mm (0.005)
RADIUS OF TRUE POSITION AT
SEATING PLANE AT MAXIMUM
MATERIAL CONDITION.
2. DIMENSION "L" TO CENTER OF
LEADS WHEN FORMED PARALLEL.





	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	31.50	32.13	1.240	1.265	
В	13.21	13 72	0.520	0.540	
C	4.70	5.21	0.185	0.205	
D	0.38	0.51	0.015	0.020	
F	1.02	1.52	0.040	0.060	
G	2.54	2.54 BSC		0.100 BSC	
Н	1.65	2.16	0.065	0.085	
J	0.20	0.30	0.008	0.012	
K	2.92	3.43	0.115	0.135	
L	14.99	15.49	0.590	0.610	
M	-	100	-	10 <sup>0</sup>	
N	0.51	1.02	0.020	0.040	
Р	0.13	0.38	0.005	0.015	
a	0.51	0.76	0.020	0.030	


### PLASTIC (continued)

### Case 708-04 22-Pin Plastic



### NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND EACH OTHER.
- 2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
  3. DIMENSION B DOES NOT INCLUDE MOLD FLASH



	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
A	27.56	28.32	1 085	1.115	
В	8 64	9.14	0 340	0.360	
C	3 94	5 08	0 155	0.200	
D	0.36	0.56	0.014	0 022	
F	1 27	1 78	0 050	0.070	
G	2 54	BSC	0.100 BSC		
Н	1 02	1.52	0 040	0 060	
J	0.20	0 38	0.008	0 015	
K	2.92	3 43	0 115	0.135	
L	10.16 BSC		0.400 BSC		
М	Oo	150	Oo	150	
N	0.51	1.02	0.020	0.040	

### Case 710-02 28-Pin Plastic




### NOTES:

- 1. POSITIONAL TOLERANCE OF LEADS (D), SHALL BE WITHIN 0.25mm(0.010) AT MAXIMUM MATERIAL CONDITION, IN RELATION TO SEATING PLANE AND
- EACH OTHER.

  2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.

  3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.




	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
A	36.45	37.21	1.435	1.465
В	13.72	14.22	0.540	0.560
С	3.94	5 08	0.155	0 200
D	0.36	0.56	0.014	0.022
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
H	1.65	2.16	0.065	0.085
J	0.20	0.38	0 008	0.015
К	2.92	3.43	0.115	0.135
Į.	15.24	BSC	0.600	BSC_
M	00	15°	00	15 <sup>0</sup>
N	0.51	1.02	0.020	0.040

### Case 724-02 24-Pin Plastic



1. LEADS, TRUE POSITIONED WITHIN 0.25 mm (0.010) DIA AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION (DIM D).





	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	31.24	32.13	1.230	1.265
В	6.35	6.86	0.250	0.270
C	4.06	4.57	0.160	0.180
D	0.38	0.51	0.015	0.020
F	1.02	1.52	0.040	0.060
G	2.54	BSC	0.100 BSC	
Н	1.60	2.11	0.063	0.083
J	0.18	0.30	0.007	0.012
K	2.92	3.43	0.115	0.135
L	7.37	7.87	0.290	0.310
M		100	_	100
N	0.51	1.02	0.020	0.040

### PLASTIC (continued)

### Case 738-01 20-Pin Plastic



### NOTES:


- DIM A IS DATUM.
   POSITIONAL TOL FOR LEADS, **♦** Ø 0.25 (0.010)⊛ T A⊛
- 3. T- IS SEATING PLANE.
- 4. DIM "B" DOES NOT INCLUDE MOLD FLASH.
- 5. DIM L. TO CENTER OF LEADS WHEN FORMED PARALLEL.
  6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.
- 0 -A-- G - - F- - - D

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	25.65	27.18	1.010	1.070
В	6.10	6.60	0.240	0.260
C	3.94	4.19	0.155	0.165
D	0.38	0.56	0.015	0.022
F	1.27	1.78	0.050	0.070
G	2.5	4 BSC	0.100 BSC	
J	0.20	0.38	0.008	0.015
K	2.79	3.56	0.110	0.140
L	7.62 BSC		0.300	BSC
M	00	150	Do	150
N	0.51	1.02	0.020	0.040


### Case 738-02 20-Pin Plastic



- DIM A. IS DATUM.
   POSITIONAL TOL FOR LEADS;
  - **♦** Ø 0.25 (0.010)⊛ T A⊛
- 3. T. IS SEATING PLANE.
- 4. DIM "B" DOES NOT INCLUDE MOLD FLASH.
- 5. DIM \_-L- TO CENTER OF LEADS WHEN FORMED PARALLEL.
- 6. DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.



	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	25.65	27.18	1.010	1.070
В	6.10	6.60	0 240	0.260
C	3.94	4.57	0.155	0.180
D	0.38	0.56	0.015	0.022
F	1.27	1.78	0.050	0.070
G	2.54 BSC		0.100 BSC	
J	0.20	0.38	0 008	0.015
K	2.79	3.56	0.110	0.140
L	7.62 BSC		0.300 BSC	
M	00	150	00	15 <sup>0</sup>
N	0.51	1.02	0.020	0.040




	1
	i
	1
	1
	i
•	

- Selection Information FAST/LS
- 2 Circuit Characteristics
- Design Considerations and Testing
- 4 FAST Data Sheets

# **FAST AND LS**

- 5 LS Data Sheets
- 6 Reliability Data
- Package Information Including Surface Mount





MOTOROLA Semiconductor Products Inc.

BOX 20912 · PHOENIX ARIZONA 85036 · A SUBSIDIARY OF MOTOROLA INC.